ADC0808S250HW/C1:1 NXP Semiconductors, ADC0808S250HW/C1:1 Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
ADC0808S250HW/C1:1
Manufacturer Part Number
ADC0808S250HW/C1:1
Description
ADC 8BIT SGL 250MHZ 48HTQFP
Manufacturer
NXP Semiconductors
Datasheet
1.ADC0808S125HWC15.pdf
(23 pages)
Specifications of ADC0808S250HW/C1:1
Number Of Bits
8
Sampling Rate (per Second)
250M
Number Of Converters
1
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-TQFP Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADC0808S250HW/C1:1
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
7. Functional description
ADC0808S125_ADC0808S250_3
Product data sheet
7.1 CMOS/LVDS clock input
Table 3.
The circuit has two clock inputs CLK+ and CLK , with two modes of operation:
Type
I
O
I(CMOS)
O(CMOS)
P
G
Fig 3. LVDS clock input
Fig 4. CMOS clock input
•
•
LVDS mode: CLK+ and CLK inputs are at differential LVDS levels. An external
resistor of between 80
1.8 V CMOS mode: CLK+ input is at 1.8 V CMOS level and sampling is done on the
rising edge of the clock input signal. In this case pin CLK must be grounded;
see
Figure
Pin type description
4.
V
Description
input
output
1.8 V CMOS level input
1.8 V CMOS level output
power supply
ground
O(dif)
Rev. 03 — 24 February 2009
DRIVER
LVDS
and 120
DRIVER
CMOS
V
gpd
is required; see
Single 8-bit ADC, up to 125 MHz or 250 MHz
CLK+
CLK
RECEIVER
undefined state
001aai272
ADC0808S125/250
CLK+
CLK
Figure
maximum V
minimum V
3.
001aah720
idth
idth
© NXP B.V. 2009. All rights reserved.
5 of 23