ADC0808S250 NXP Semiconductors, ADC0808S250 Datasheet

no-image

ADC0808S250

Manufacturer Part Number
ADC0808S250
Description
(ADC0808S125 / ADC0808S250) Single 8-bit ADC
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADC0808S250HW/C1,1
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
ADC0808S250HW/C1,5
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ADC0808S250HW/C1:1
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
ADC0808S250HW/C1:5
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
1. General description
2. Features
3. Applications
The ADC0808S is a differential, high-speed, 8-bit Analog-to-Digital Converter (ADC)
optimized for telecommunication transmission control systems and tape drive
applications. It allows signal sampling frequencies up to 250 MHz.
The ADC0808S clock inputs are selectable between 1.8 V Complementary Metal Oxide
Semiconductor (CMOS) or Low-Voltage Differential Signals (LVDS). The data output
signal levels are 1.8 V CMOS.
All static digital inputs (CLKSEL, CCSSEL, CE_N, OTC, DEL0 and DEL1) are 1.8 V
CMOS compatible.
The ADC0808S offers the most flexible acquisition control system possible due to its
programmable Complete Conversion Signal (CCS) which allows the delay time of the
acquisition clock and acquisition clock frequency to be adjusted.
The ADC0808S is supplied in an HTQFP48 package.
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
ADC0808S125/250
Single 8-bit ADC, up to 125 MHz or 250 MHz
Rev. 03 — 24 February 2009
8-bit resolution
High-speed sampling rate up to 250 MHz
Maximum analog input frequency up to 560 MHz
Programmable acquisition output clock (complete conversion signal)
Differential analog input
Integrated voltage regulator or external control for analog input full-scale
Integrated voltage regulator for input common-mode reference
Selectable 1.8 V CMOS or LVDS clock input
1.8 V CMOS digital outputs
1.8 V CMOS compatible static digital inputs
Binary or 2’s complement CMOS outputs
Only 2 clock cycles latency
Industrial temperature range from 40 C to +85 C
HTQFP48 package
2.5G and 3G cellular base infrastructure radio transceivers
Wireless access systems
Fixed telecommunications
Product data sheet
www.DataSheet4U.com

Related parts for ADC0808S250

ADC0808S250 Summary of contents

Page 1

ADC0808S125/250 Single 8-bit ADC 125 MHz or 250 MHz Rev. 03 — 24 February 2009 1. General description The ADC0808S is a differential, high-speed, 8-bit Analog-to-Digital Converter (ADC) optimized for telecommunication transmission control systems and tape drive applications. ...

Page 2

... ADC0808S125HW/C1 125 ADC0808S250HW/C1 250 5. Block diagram IN INN FSIN/ REFSEL Fig 1. Block diagram ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz Package Name Description HTQFP48 plastic thermal enhanced thin quad flat package; 48 leads; body 7 CLKSEL ADC0808S 33 TRACK ...

Page 3

... Pinning information 6.1 Pinning Fig 2. Pin configuration 6.2 Pin description Table 2. Symbol OGND1 D3 i.c. V CCO1(1V8) D4 i.c. OGND2 D5 i.c. V CCO2(1V8) D6 i.c. V CCO3(1V8) D7 ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz OGND1 i. CCO1(1V8 i.c. 6 ADC0808S OGND2 i.c. 10 ...

Page 4

... CLK+ CLK DEL0 DEL1 D0 i.c. V CCO4(1V8) D1 i.c. OGND4 D2 i.c. DGND [1] See Table ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz Pin description …continued [1] Pin Type Description 15 - internally connected; leave open 16 G data output ground complete conversion signal output ...

Page 5

... V CMOS mode: CLK+ input is at 1.8 V CMOS level and sampling is done on the rising edge of the clock input signal. In this case pin CLK must be grounded; see Figure Fig 4. CMOS clock input ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz Pin type description Description ...

Page 6

... Table 6. 2’s complement outputs Pin OTC LOW HIGH [ don’t care. ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz Clock input format selection Output coding with differential inputs = 1.25 V; typical values to AGND. ref(fs) Inputs (V) Output ...

Page 7

... Table 7. Pin DEL0 LOW HIGH LOW HIGH Pin CCSSEL selects the CCS frequency; see Table 8. Pin CCSSEL HIGH or not connected LOW ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz sample sample IN, INN t d(s) n ...

Page 8

... V 1.35 V The internal reference circuit is enabled by connecting pin FSIN to ground. The common-mode output voltage V maximum peak-to-peak input voltage V The ADC full-scale input selection principle is shown in ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz data ...

Page 9

... V i(p-p)(max) (V) 2.1 2.0 1.9 1.8 Fig 8. ADC maximum peak-to-peak input voltage V IN INN FSIN/REFSEL CMADC a. External reference voltage applied Fig 9. ADC full-scale input selection ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz 0 1.1 1.0 1.1 analog IN input INN 1. 1.35 V FSIN/REFSEL 0 1.1 V CMADC b. Internal reference circuit enabled Rev. 03 — ...

Page 10

... R input resistance i C input capacitance i LVDS clock input; see Figure 3 V input voltage range I ADC0808S125_ADC0808S250_3 Product data sheet Limiting values Parameter Conditions analog supply voltage digital supply voltage output supply voltage input voltage on pin IN referenced to AGND input voltage on pin INN referenced to AGND ...

Page 11

... The ADC input range can be adjusted with an external reference voltage applied to pin FSIN. This voltage must be referenced to AGND. ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz = 1. 1.95 V; pins AGND1, AGND2 and DGND1 shorted together; ...

Page 12

... G B bandwidth THD total harmonic distortion N RMS thermal noise th(RMS) S/N signal-to-noise ratio ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz = 1. 1.95 V; pins AGND1, AGND2 and DGND1 shorted together; CCO = 2.0 V 0 I(cm and pF; unless otherwise specified. ...

Page 13

... Dynamic parameters Figure 10 conforming to coherent sampling and which is digitized by the ADC under test. Coherent sampling and N values being relatively prime). ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz …continued = 1. 1.95 V; pins AGND1, AGND2 and DGND1 shorted together; ...

Page 14

... ENOB = 12.2.3 Total Harmonic Distortion (THD) THD is the ratio of the power of the harmonics to the power of the fundamental. For k harmonics the THD is: THD dB where: ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz the equations in the following sections, is the sum of noise sources ...

Page 15

... The second-order and third-order intermodulation distortion products IMD2 and IMD3 are defined using a dual tone input sinusoid, where f coherence criterion. IMD is the ratio of the RMS value of either tone to the RMS value of the worst, second or third-order intermodulation products. ADC0808S125_ADC0808S250_3 Product data sheet ...

Page 16

... NXP Semiconductors The total intermodulation distortion is given by: IMD dB where intermod 2 where signal ADC0808S125_ADC0808S250_3 Product data sheet P intermod = 10log --------------------- - 10 P signal – – – – ...

Page 17

... Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION IEC SOT545-2 Fig 12. Package outline SOT545-2 (HTQFP48) ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz ...

Page 18

... Solder bath specifications, including temperature and impurities ADC0808S125_ADC0808S250_3 Product data sheet ADC0808S125/250 Single 8-bit ADC 125 MHz or 250 MHz Rev. 03 — 24 February 2009 www.DataSheet4U.com © ...

Page 19

... Moisture sensitivity precautions, as indicated on the packing, must be respected at all times. Studies have shown that small packages reach higher temperatures during reflow soldering, see ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz and 15 SnPb eutectic process (from J-STD-020C) Package refl ...

Page 20

... MSL: Moisture Sensitivity Level Fig 13. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description” . ADC0808S125_ADC0808S250_3 Product data sheet ADC0808S125/250 Single 8-bit ADC 125 MHz or 250 MHz ...

Page 21

... Single 8-bit ADC 125 MHz or 250 MHz Release date Data sheet status 20090224 Product data sheet • Table 13 updated. 20081007 Product data sheet 20060609 Objective data sheet Rev. 03 — 24 February 2009 ADC0808S125/250 www.DataSheet4U.com Change notice Supersedes - ADC0808S125_ ADC0808S250_2 - TDA9917_1 - - © NXP B.V. 2009. All rights reserved ...

Page 22

... Contact information For more information, please visit: For sales office addresses, please send an email to: ADC0808S125_ADC0808S250_3 Product data sheet Single 8-bit ADC 125 MHz or 250 MHz [3] Definition This document contains data from the objective specifi ...

Page 23

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2009. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 24 February 2009 Document identifier: ADC0808S125_ADC0808S250_3 www.DataSheet4U.com All rights reserved. ...

Related keywords