AD7731BNZ Analog Devices Inc, AD7731BNZ Datasheet - Page 32

• Manufacturer Part Number: AD7731BNZ
• Description: IC ADC 24BIT SIGMA-DELTA 24DIP
• Manufacturer: Analog Devices Inc

Specifications of AD7731BNZ

• Data Interface: DSP, Serial, SPI™
• Number Of Bits: 24
• Sampling Rate (per Second): 6.4k
• Number Of Converters: 1
• Power Dissipation (max): 125mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Through Hole
• Package / Case: 24-DIP (0.300", 7.62mm)
• Resolution (bits): 24bit
• Sampling Rate: 6.4kSPS
• Input Channel Type: Single Ended
• Supply Voltage Range - Analog: 4.75V To 5.25V
• Supply Voltage Range - Digital: 2.7V To 5.25V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD7731EBZ - BOARD EVALUATION FOR AD7731
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

AD7731
USING THE AD7731
Clocking and Oscillator Circuit
The AD7731 requires a master clock input, which may be an
external CMOS compatible clock signal applied to the MCLK IN
pin with the MCLK OUT pin left unconnected. Alternatively, a
crystal or ceramic resonator of the correct frequency can be
connected between MCLK IN and MCLK OUT in which case
the clock circuit will function as an oscillator, providing the
clock source for the part. The input sampling frequency, the
modulator sampling frequency, the –3 dB frequency, output
update rate and calibration time are all directly related to the
master clock frequency, f
frequency by a factor of 2 will halve the above frequencies and
update rate and double the calibration time.
The crystal or ceramic resonator is connected across the MCLK
IN and MCLK OUT pins, as per Figure 15*. When using a
master clock frequency of 4.9152 MHz, C1 and C2 should both
have a value equal to 33 pF.
The on-chip oscillator circuit also has a start-up time associated
with it before it has attained its correct frequency and correct
voltage levels. The typical start-up time for the circuit is 6 ms
with a DV
The AD7731’s master clock appears on the MCLK OUT pin of
the device. The maximum recommended load on this pin is one
CMOS load. When using a crystal or ceramic resonator to gen-
erate the AD7731’s clock, it may be desirable to then use this
clock as the clock source for the system. In this case, it is recom-
mended that the MCLK OUT signal is buffered with a CMOS
buffer before being applied to the rest of the circuit.
System Synchronization
The SYNC input allows the user to reset the modulator and
digital filter without affecting any of the setup conditions on the
part. This allows the user to start gathering samples of the ana-
log input from a known point in time, i.e., the rising edge of
SYNC.
If multiple AD7731s are operated from a common master clock,
they can be synchronized to update their output registers simul-
taneously. A falling edge on the SYNC input resets the digital
filter and analog modulator and places the AD7731 into a con-
sistent, known state. While the SYNC input is low, the AD7731
will be maintained in this state. On the rising edge of SYNC,
the modulator and filter are taken out of this reset state and on
the next clock edge the part again starts to gather input samples.
In a system using multiple AD7731s, a common signal to their
SYNC inputs will synchronize their operation. This would nor-
mally be done after each AD7731 has performed its own cali-
bration or has had calibration coefficients loaded to it. The
*The AD7731 has a capacitance of 5 pF on MCLK IN and 13 pF on MCLK
OUT.
Figure 15. Crystal/Resonator Connections
DD
of +5 V and 8 ms with a DV
C1
C2
CRYSTAL OR
CERAMIC
RESONATOR
CLK IN
MCLK OUT
MCLK IN
. Reducing the master clock
AD7731
DD
of +3 V.
–32–
output updates will then be synchronized with the maximum
possible difference between the output updates of the individual
AD7731s being one MCLK IN cycle.
Single-Shot Conversions
The SYNC input can also be used as a start convert command
allowing the AD7731 to be operated in a conventional converter
fashion. In this mode, the rising edge of SYNC starts conversion
and the falling edge of RDY indicates when conversion is com-
plete. The disadvantage of this scheme is that the settling time
of the filter has to be taken into account for every data register
update.
Writing 0, 1, 0 to the MD2, MD1, MD0 bits of the Mode regis-
ter has the same effect. This initiates a single conversion on the
AD7731 with the part returning to idle mode at the end of
conversion. Once again, the full settling time of the filter has to
elapse before the Data Register is updated.
Note, if the FAST bit is set and the part operated in single con-
version mode, the AD7731 will continue to output results until
the STDY bit goes to 0.
Reset Input
The RESET input on the AD7731 resets all the logic, the digital
filter and the analog modulator while all on-chip registers are
reset to their default state. RDY is driven high and the AD7731
ignores all communications to any of its registers while the
RESET input is low. When the RESET input returns high, the
AD7731 starts to process data and RDY will return low after
the filter has settled indicating a valid new word in the data
register. However, the AD7731 operates with its default setup
conditions after a RESET and it is generally necessary to set up
all registers and carry out a calibration after a RESET command.
The AD7731’s on-chip oscillator circuit continues to function
even when the RESET input is low. The master clock signal
continues to be available on the MCLK OUT pin. Therefore, in
applications where the system clock is provided by the AD7731’s
clock, the AD7731 produces an uninterrupted master clock
during RESET commands.
Standby Mode
The STANDBY input on the AD7731 allows the user to place
the part in a power-down mode when it is not required to
provide conversion results. The part can also be placed in its
standby mode by writing 0, 1, 1 to the MD2, MD1, MD0 bits
of the Mode Register. The AD7731 retains the contents of all its
on-chip registers (including the Data Register) while in standby
mode. Data can still be read from the part in Standby Mode.
The STBY bit of the Status Register indicates whether the part
is in standby or normal operating mode. When the STANDBY
pin is taken high, the part returns to operating as it had been
prior to the STANDBY pin going low.
The STANDBY input (or 0, 1, 1 in the MD2, MD1, MD0 bits)
does not affect the digital interface. It does, however, set the
RDY bit and pin high and also sets the STDY bit high. When
STANDBY goes high again, RDY and STDY remain high until
set low by a conversion or calibration.
REV. 0
REV. A