M41T00M6F STMicroelectronics, M41T00M6F Datasheet - Page 12

IC RTC SRL 512KBIT 8SOIC

M41T00M6F

Manufacturer Part Number
M41T00M6F
Description
IC RTC SRL 512KBIT 8SOIC
Manufacturer
STMicroelectronics
Type
Clock/Calendar/NVSRAMr
Datasheet

Specifications of M41T00M6F

Memory Size
8B
Time Format
HH:MM:SS (24 hr)
Date Format
YY-MM-DD-dd
Interface
I²C, 2-Wire Serial
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Function
Clock/Calendar/Battery Backup
Rtc Memory Size
8 Byte
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Rtc Bus Interface
Serial (2-Wire, I2C)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-4697-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M41T00M6F
Manufacturer:
ST
Quantity:
8 000
Part Number:
M41T00M6F
Manufacturer:
ST
0
Part Number:
M41T00M6F
Manufacturer:
ST
Quantity:
20 000
Part Number:
M41T00M6F
0
Company:
Part Number:
M41T00M6F
Quantity:
2 500
Company:
Part Number:
M41T00M6F
Quantity:
2 500
Part Number:
M41T00M6F (PB)
Manufacturer:
ST
0
Part Number:
M41T00M6FTR
Manufacturer:
ST
0
2.9
Figure 10. WRITE mode sequences
2.10
Figure 11. Power down/up mode AC waveforms
Table 3.
1. Valid for ambient operating temperature: T
2. V
12/25
Symbol
CC
t
t
PD
rec
BUS ACTIVITY:
MASTER
SDA LINE
BUS ACTIVITY:
fall time should not exceed 5 mV/µs.
V CC
V SO
SDA
SCL
SCL and SDA at VIH before power down
SCL and SDA at VIH after power up
WRITE mode
In this mode the master transmitter transmits to the M41T00 slave receiver. Bus protocol is
shown in
is placed on the bus and indicates to the addressed device that word address An will follow
and is to be written to the on-chip address pointer. The data word to be written to the
memory is strobed in next and the internal address pointer is incremented to the next
memory location within the RAM on the reception of an acknowledge clock. The M41T00
slave receiver will send an acknowledge clock to the master transmitter after it has received
the slave address and again after it has received the word address and each data byte (see
Figure
Data retention mode
With valid V
WRITE cycles. Should the supply voltage decay, the M41T00 will automatically deselect,
WRITE protecting itself when V
RTC power down/up ac characteristics
7).
tPD
S
Figure
ADDRESS
CC
SLAVE
applied, the M41T00 can be accessed as described above with READ or
10. Following the START condition and slave address, a logic '0' (R/W = 0)
Parameter
A
ADDRESS (An)
= -40 to 85°C; V
WORD
(1)(2)
CC
falls (see
DON'T CARE
CC
= 2.0 to 5.5 V (except where otherwise noted).
DATA n
Figure
11).
DATA n+1
Min
10
0
Typ
tREC
DATA n+X
AI00596
AI00591
Max
P
Unit
ns
µs

Related parts for M41T00M6F