CDP68HC68T1M2 Intersil, CDP68HC68T1M2 Datasheet - Page 15

IC RTC 32X8 NVSRAM CMOS 16-SOIC

CDP68HC68T1M2

Manufacturer Part Number
CDP68HC68T1M2
Description
IC RTC 32X8 NVSRAM CMOS 16-SOIC
Manufacturer
Intersil
Type
Clock/Calendar/NVSRAMr
Datasheet

Specifications of CDP68HC68T1M2

Memory Size
32B
Time Format
HH:MM:SS (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
SPI, 3-Wire Serial
Voltage - Supply
3 V ~ 6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-SOIC (0.300", 7.5mm Width)
Digital Ic Case Style
SOIC
No. Of Pins
16
Operating Temperature Range
-40°C To +85°C
Peak Reflow Compatible (260 C)
No
Current Rating
12A
Leaded Process Compatible
No
Rohs Compliant
No
Bus Type
Serial (3-Wire, SPI)
Operating Supply Voltage (typ)
3.3/5V
Package Type
SOIC W
Operating Supply Voltage (max)
6V
Operating Supply Voltage (min)
3V
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Pin Count
16
Mounting
Surface Mount
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CDP68HC68T1M2
Quantity:
81
Part Number:
CDP68HC68T1M2Z
Manufacturer:
Intersil
Quantity:
1 716
Part Number:
CDP68HC68T1M2Z
Manufacturer:
INTERSIL
Quantity:
20 000
Read/Write Data
Read/Write data follows the Address/Control byte.
Watchdog Reset
When watchdog operation is selected, CE must be toggled
periodically or a CPU reset will be outputted.
CPUR
NOTE: SCK can be either polarity.
SCK
CE
FIGURE 11. WATCHDOG OPERATION WAVEFORMS
SCK (NOTE)
MOSI
MISO
CE
(See Figure 10)
(See Figure 11)
SERVICE
TIME
15
D7
D7
BIT
FIGURE 10. READ/WRITE DATA TRANSFER WAVEFORMS
SERVICE
TIME
D7
7
D6
D6
D6
6
D5
D5
CDP68HC68T1
D5
5
D4
D4
D4
4
D3
D3
Address and Data
Data transfers can occur one byte at a time (Figure 12) or in
a multibyte burst mode (Figure 13). After the Real-Time
Clock enabled, an Address/Control word is sent to set the
CLOCK or RAM and select the type of operation (i.e., Read
or Write). For a single-byte Read or Write, one byte is
transferred to or from the Clock Register or RAM location
specified in the Address/Control byte and the Real-Time
Clock is then disabled. Write cycle causes the latched Clock
Register or RAM address to automatically increment.
Incrementing continues after each transfer until the device is
disabled. After incrementing to 1FH the address will “wrap”
to 00H and continue. Therefore, when the RAM is selected
the address will “wrap” to 00H and when the clock is
selected the address will “wrap” 20H.
D3
3
D2
D2
D2
2
D1
D1
D1
1
D0
D0
D0
0
October 29, 2007
FN1547.8

Related parts for CDP68HC68T1M2