IDT5V993A-2QG8 IDT, Integrated Device Technology Inc, IDT5V993A-2QG8 Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT5V993A-2QG8
Manufacturer Part Number
IDT5V993A-2QG8
Description
IC CLK DVR PLL 3.3V PROGR 28QSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
TurboClock™r
Type
PLL Clock Driverr
Datasheet
1.IDT5V993A-7QGI8.pdf
(8 pages)
Specifications of IDT5V993A-2QG8
Pll
Yes with Bypass
Input
LVTTL
Output
LVTTL
Number Of Circuits
1
Ratio - Input:output
1:8
Differential - Input:output
No/No
Frequency - Max
85MHz
Divider/multiplier
Yes/Yes
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
28-QSOP
Frequency-max
85MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
5V993A-2QG8
PIN CONFIGURATION
PIN DESCRIPTION
NOTE:
1. When TEST = MID and GND/sOE = HIGH, PLL remains active.
PROGRAMMABLE SKEW
for PCB trace delays, backplane propagation delays or to accommodate
requirements for special timing relationships between clocked compo-
nents. Skew is selectable as a multiple of a time unit t
order of a nanosecond (see PLL Programmable Skew Range and Resolution
Table). There are nine skew configurations available for each output
pair. These configurations are chosen by the nF
IDT5V993A
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
GND/ sOE
Output skew with respect to the REF input is adjustable to compensate
Pin Name
V
TEST
nQ
CCQ
nF
GND
V
V
REF
FB
FS
CCN
CCQ
[1:0]
[1:0]
/PE
(1)
(1)
V
CCQ
V
G ND
V
V
REF
4Q
4Q
3Q
3Q
3F
3F
/PE
C CQ
C CN
C CN
FS
FB
PWR
PWR
PWR
Type
OUT
0
1
1
0
1
0
I N
I N
I N
I N
IN
I N
I N
1
3
4
5
6
7
8
9
10
11
12
13
14
2
TOP VIEW
QSOP
Description
Reference Clock Input
Feedback Input
When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew Selections (See Control
Summary Table) remain in effect. Set LOW for normal operation.
Synchronous Output Enable. When HIGH, it stops clock outputs (except 3Q
the feedback signal to maintain phase lock. When TEST is held at MID level and GND/ sOE is HIGH, the nF
controls for individual banks when nF
Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the
reference clock.
3-level inputs for selecting 1 of 9 skew taps or frequency functions
Selects appropriate oscillator circuit based on anticipated frequency range. (See PLL Programmable Skew Range.)
Three output banks of two outputs with programmable skew (1Q:3Q), and 4Q output has fixed zero skew outputs.
Power supply for output buffers
Power supply for phase locked loop and other internal circuitry
Ground
28
27
26
25
24
23
22
21
20
19
18
17
16
15
1:0
G ND
TEST
2F
2F
G ND/sO E
1F
1F
V
1Q
1Q
G ND
G ND
2Q
2Q
control pins. In order
CC N
1
0
1
0
0
1
0
1
U
which is of the
[1:0]
= LL. Set GND/sOE LOW for normal operation.
2
ABSOLUTE MAXIMUM RATINGS
NOTE:
1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause
CAPACITANCE
NOTE:
1. Capacitance applies to all inputs except TEST and FS. It is characterized but not
to minimize the number of control pins, 3-level inputs (HIGH-MID-LOW)
are used, they are intended for but not restricted to hard-wiring. Undriven
3-level inputs default to the MID level. Where programmable skew is
not a requirement, the control pins can be left open for the zero skew
default setting. The Control Summary Table shows how to select specific
skew taps by using the nF
Parameter
Symbol
V
T
STG
I
permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute-
maximum-rated conditions for extended periods may affect device reliability.
production tested.
C
IN
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
Supply Voltage to Ground
DC Input Voltage
REF Input Voltage
Maximum Power Dissipation (T
Storage Temperature
Description
Input Capacitance
Description
0
and 3Q
1:0
(T
control pins.
A
1
= +25°C, f = 1MHz, V
) in a LOW state - 3Q
A
= 85°C)
[1:0]
0
Typ.
–0.5 to V
pins act as output disable
and 3Q
4
–0.5 to +5.5
–65 to +150
IN
–0.5 to +7
= 0V)
Max
0.66
1
Max.
CC
may be used as
6
(1)
+0.5
Unit
Unit
° C
pF
W
V
V
V