BBT3821-JH Intersil, BBT3821-JH Datasheet - Page 53

• Manufacturer Part Number: BBT3821-JH
• Description: IC RE-TIMER OCTAL 192-BGA
• Manufacturer: Intersil
• Type: Clock and Data Recovery (CDR)r

Specifications of BBT3821-JH

• Input: Differential
• Output: CML
• Frequency - Max: 3.1875GHz
• Voltage - Supply: 1.425 V ~ 1.575 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 192-EBGA
• Frequency-max: 3.1875GHz
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

JTAG & AC-JTAG Operations
Five pins – TMS, TCK, TDO, TRST, and TDI – support IEEE
Standards 1149.1-2001 JTAG and 1149.6-2003 AC-JTAG
testing. The JTAG test capability has been implemented on
all signal pins. Note that the 1149.1-2001 specification has
removed the previous requirement that the [000...0]
instruction be an entry into EXTEST, and deprecated its use
for anything but a non-test function (e.g. BYPASS). The
BBT3821 fully conforms to this revision. The AC-JTAG test
capability has been implemented on the high-speed
differential output and input terminals. The output
configuration corresponds to Figure 51 in IEEE 1149.6-2003,
except that there is no provision to bring the ‘mission’ signal
into the scan chain, since this 3.125Gbps signal has no
meaningful value at the (asynchronous) JTAG TCK rate, and
the BBT3821 does not support INTEST. The receiver
configuration corresponds to Figure 48, using the DC
detection mode only, according to method 2 of 6.2.3.1 rule
a), and omitting the components needed only for the
unsupported INTEST instruction. The EXTEST_PULSE and
EXTEST_TRAIN instruction timings are illustrated in Figures
37, 38 and 44 while the (DC) EXTEST waveforms are
indicated in Figure 42 in IEEE 1149.6-2003. Provided that
the TCK period is sufficiently longer than the AC-coupling
time constant, controlled by the (external) capacitors and the
input impedance of the BBT3821, (see IEEE 1149.6-2003
clause 6.2.3.1 rule k), the combination of (DC) EXTEST and
EXTEST_PULSE or EXTEST_TRAIN scans can detect
open or shorted capacitors or wires.
The supported boundary scan operation instruction codes
are listed in Table 93:
Note (1): All non-listed codes are also BYPASS.
BYPASS
Sample/Preload
HighZ
Clamp
ID Code
EXTEST
UDR0
EXTEST_PULSE
EXTEST_TRAIN
BYPASS
(1)
INSTRUCTION
Table 93. JTAG OPERATIONS
53
0000
0001
0010
0011
0110
1000
1001
1011
1100
1111
CODE
BBT3821
The Manufacturers ID Code returned when reading the ID
Code from the JTAG pins is as follows:-
V0006351’h
where ‘V’ is an internal 4-bit version number. Consult the
“Intersil Corporation Contact Information” on page 75 for
information as to the meaning of the revision number.
Note that the JTAG and AC-JTAG capability is not currently
tested in production.
BIST Operation
In addition to the low, mid and high frequency test patterns
defined in IEEE 802.3ae-2002, which are injected (at the 10-
bit level) directly into the serializers, and controlled via the
“IEEE 10GBASE-X PCS TEST CONTROL REGISTER ” on
page 40 and the “IEEE 10GBASE-X PHY XGXS TEST
CONTROL REGISTER ” on page 47, and to further facilitate
the exercise of all the BT3821 blocks, the device includes a
Built In Self Test (BIST) function. The BIST Data Package
Generator sends out a continuous data stream to emulate
network traffic. The available BIST data patterns are enabled
via the bits in Table 72. The patterns available are:
The ‘PRBS23’-based patterns are derived from a PRBS
generator that, after an Inter-Packet Gap (‘IPG’) of 9 /K/
characters, creates a pseudo-random 2
sequence. The full sequence is used for the ‘PRBS23’
pattern, while the ‘Short PRBS23’ pattern is truncated after
13458 bytes. Each will start again from the beginning,
repeating indefinitely. This pattern is generated on each
lane, and checked (except for the /K/s, of which one is
required for byte synchronization, but all the others are
ignored) in the same way.
The ‘Jumbo Ethernet Packet’ is similar, except that the
‘Short PRBS23’ pattern is preceded by an /S/ & one
preamble on Lane 0, two preambles on Lanes 1 & 2, and a
preamble and SFD on Lane 3, and followed by a /T/ on lane
0. Apart from providing byte sync (byte alignment), the /K/-
filled IPG allows for lane alignment (using the IDLE-to-
NONIDLE transition alignment engine) and elasticity (by
deleting or adding the requisite number of /K/s). The latter, in
particular, allows one BBT3821 to check the ‘Short PRBS23’
or ‘Jumbo Ethernet Packet’ generated by another BBT3821
running on an independent clock within ±100 ppm. The full
PRBS23 pattern could be over 300 bytes off in one repeat
1. CRPAT pattern per IEEE802.3ae-2002 Annex 48A
2. CJPAT pattern per IEEE802.3ae-2002 Annex 48A
3. A full PRBS23 pattern (2
4. A Short Pseudo-Random data pattern (13458 byte long)
5. Emulation of an Ethernet Jumbo frame: ||S|| + preamble
many bits) with nine /K/ “comma” characters as interval
on each XAUI/CX4 lane.
with nine /K/ “comma” characters as interval on each
XAUI/CX4 lane.
+ Random data (4 x 13458 byte long) + ||T|| + IPG;
23
–1 coded bytes, 10 times that
23
– 1 byte