ISPLSI 1016E-80LJN LATTICE SEMICONDUCTOR, ISPLSI 1016E-80LJN Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
ISPLSI 1016E-80LJN
Manufacturer Part Number
ISPLSI 1016E-80LJN
Description
CPLD ispLSI® 1000E Family 2K Gates 64 Macro Cells 84MHz EECMOS Technology 5V 44-Pin PLCC
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet
1.ISPLSI_1016E-100LJ.pdf
(13 pages)
Specifications of ISPLSI 1016E-80LJN
Package
44PLCC
Family Name
ispLSI® 1000E
Device System Gates
2000
Number Of Macro Cells
64
Maximum Propagation Delay Time
18.5 ns
Number Of User I/os
32
Number Of Logic Blocks/elements
16
Typical Operating Supply Voltage
5 V
Maximum Operating Frequency
84 MHz
Operating Temperature
0 to 70 °C
1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions Section.
PARAMETER
External Timing Parameters
t
t
f
f
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
pd1
pd2
max
max (Ext.)
max (Tog.)
su1
co1
h1
su2
co2
h2
r1
rw1
ptoeen
ptoedis
goeen
goedis
wh
wl
su3
h3
COND.
TEST
A
A
A
A
A
B
C
B
C
–
–
–
–
–
–
–
–
–
–
–
–
4
10 GLB Reg. Clk. to Output Delay
11 GLB Reg. Hold Time after Clk.
12 Ext. Reset Pin to Output Delay
13 Ext. Reset Pulse Duration
14 Input to Output Enable
15 Input to Output Disable
16 Global OE Output Enable
17 Global OE Output Disable
18 Ext. Sync. Clk. Pulse Duration, High
19 Ext. Sync. Clk. Pulse Duration, Low
20 I/O Reg. Setup Time before Ext. Sync. Clk. (Y2, Y3) 3.0
21 I/O Reg. Hold Time after Ext. Sync. Clk. (Y2, Y3)
#
1 Data Prop. Delay, 4PT Bypass, ORP Bypass
2 Data Prop. Delay, Worst Case Path
3 Clk. Frequency with Int. Feedback
4 Clk. Frequency with Ext. Feedback
5 Clk. Frequency, Max. Toggle
6 GLB Reg. Setup Time before Clk., 4 PT Bypass
7 GLB Reg. Clk. to Output Delay, ORP Bypass
8 GLB Reg. Hold Time after Clk., 4 PT Bypass
9 GLB Reg. Setup Time before Clk.
2
Over Recommended Operating Conditions
DESCRIPTION
(
twh + tw1
1
1
3
(
5
tsu2 + tco1
)
1
Specifications ispLSI 1016E
)
MIN.
100
167
125
5.0
0.0
0.0
5.5
0.0
5.0
3.0
3.0
–
–
–
–
–
–
–
–
–
-125
MAX.
10.0
10.0
12.0
12.0
7.5
4.5
5.5
7.0
7.0
–
–
–
–
–
–
–
–
–
–
–
–
MIN.
77.0
100
125
0.0
7.0
0.0
8.0
0.0
6.5
4.0
4.0
3.5
–
–
–
–
–
–
–
–
–
-100
MAX.
10.0
13.0
13.5
15.0
15.0
5.0
6.0
9.0
9.0
–
–
–
–
–
–
–
–
–
–
–
–
10.0
84.0
57.0
MIN. MAX.
100
0.0
9.5
8.5
0.0
5.0
5.0
4.5
0.0
Table 2-0030-16/125,100, 80
–
–
–
–
–
–
–
–
–
-80
15.0
18.5
17.0
20.0
20.0
10.5
10.5
8.0
9.5
–
–
–
–
–
–
–
–
–
–
–
–
UNITS
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns