DP83815DVNG/HAPB National Semiconductor, DP83815DVNG/HAPB Datasheet - Page 53

• Manufacturer Part Number: DP83815DVNG/HAPB
• Manufacturer: National Semiconductor

Specifications of DP83815DVNG/HAPB

• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (max): 3.6V
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 144
• Lead Free Status / RoHS Status: Not Compliant

4.0 Register Set
4.2.13 CLKRUN Control/Status Register
This register mirrors the read/write control of the PMESTS and PMEEN from the PCI Configuration register PMCSR and
controls whether the chip is in the CLKRUNN or PMEN mode.
31-16
14-9
Bit
Bit
5-1
7-1
15
0
8
0
CLKRUN_EN Clkrun Enable
Bit Name
Bit Name
PMESTS
PMEEN
DRTH
Offset: 003Ch
(Continued)
Tag: CCSR
Rx Drain Threshold
Specifies the drain threshold in units of 8 bytes. When the number of bytes in the receive FIFO reaches
this value (times 8), or the FIFO contains a complete packet, the receive bus master state machine will
begin the transfer of data from the FIFO to host memory. Care must be taken when setting DRTH to a
value lower than the number of bytes needed to determine if packet should be accepted or rejected. In
this case, the packet might be rejected after the bus master operation to begin transferring the packet
into memory has begun. When this occurs, neither the OK bit or any error status bit in the descriptor’s
cmdsts will be set. A value of 0 is illegal, and the results are undefined.
This value is also used to compare with the accumulated packet length for early receive indication. When
the accumulated packet length meets or exceeds the DRTH value, the RXEARLY interrupt condition is
generated.
Reserved
reserved
(reads return 0)
PME Status
Sticky bit which represents the state of the PME/CLKRUN logic, regardless of the state of the PMEEN bit.
Mirrored from PCI configuration register PMCSR. Writing a 1 to this bit clears it.
reserved
(reads return 0)
PME Enable
When set to 1, this bit enables the assertion of the PMEN/CLKRUNN pin. When 0, the PMEN/CLKRUNN
pin is forced to be inactive. This value can be loaded from the EEPROM. Mirrored from PCI configuration
register PMCSR.
unused
(reads return 0)
When set to 1, this bit enables the CLKRUNN functionality of the PMEN/CLKRUNN pin. When 0, normal
PMEN functionality is active.
Access: Read Write
Size: 32 bits
53
Description
Description
Hard Reset: 00000000h
Soft Reset: unchanged
www.national.com