UPD8862CY Renesas Electronics America, UPD8862CY Datasheet
UPD8862CY
Specifications of UPD8862CY
Related parts for UPD8862CY
UPD8862CY Summary of contents
Page 1
To our customers, Old Company Name in Catalogs and Other Documents st On April 1 , 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the ...
Page 2
All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm ...
Page 3
PIXELS × 3 COLOR CCD LINEAR IMAGE SENSOR DESCRIPTION µ The PD8862 is a color CCD (Charge Coupled Device) linear image sensor which changes optical images to electrical signal and has the function of color separation. µ ...
Page 4
BLOCK DIAGRAM φ GND OUT 20 (Blue OUT 21 (Green OUT 22 (Red φ φ φ CLB 2 CCD analog shift register Transfer ...
Page 5
PIN CONFIGURATION (Top View) CCD linear image sensor 22-pin plastic DIP (10.16 mm (400)) • µ PD8862CY No connection NC φ Reset gate clock RB φ Reset feed-through level clamp clock CLB φ Last stage shift register clock 1 No ...
Page 6
PHOTOCELL STRUCTURE DIAGRAM PHOTOCELL ARRAY STRUCTURE DIAGRAM (Line spacing) 5.25 µ m 5.25 µ m 5.25 µ m 5.25 µ m Green photocell array 5.25 µ m 5.25 µ m 5.25 µ m 5.25 µ m 5.25 µ ...
Page 7
ABSOLUTE MAXIMUM RATINGS (T Parameter Output drain voltage V OD Shift register clock voltage φ 1 Reset gate clock voltage V φ RB Reset feed-through level clamp clock V φ CLB voltage Transfer gate clock voltage V ...
Page 8
ELECTRICAL CHARACTERISTICS = +25° data rate ( MHz, storage time = 5.5 ms, input signal clock = 5 V φ light source : 3200 K halogen lamp + C-500S ...
Page 9
V INPUT PIN CAPACITANCE (T A Parameter Shift register clock pin capacitance 1 Shift register clock pin capacitance 2 Last stage shift register clock pin capacitance Reset gate clock pin capacitance Reset feed-through level clamp clock pin capacitance ...
Page 10
TIMING CHART 1-1 (Bit clamp mode, for each color) φ φ TG1 to TG3 φ φ φ φ φ RB Note φ CLB OUT OUT φ φ Note Set the RB ...
Page 11
TIMING CHART 1-2 (Line clamp mode, for each color) φ φ TG1 to TG3 φ φ φ φ φ RB Note φ CLB φ φ ( TG1 to TG3 OUT OUT ...
Page 12
TIMING CHART 2 (Bit clamp mode, for each color) φ 1 φ 2 φ 1L φ 90% φ 90% φ CLB 10% RFTN RFTN V OUT Symbol t1, t2 t1’, ...
Page 13
TIMING CHART 3 (Line clamp mode, for each color) φ 1 φ 2 φ 1L φ 90% φ RB 10% φ CLB "H" RFTN RFTN V OUT Symbol t1, t2 t1’, t2’ t5, ...
Page 14
TG1 to TG3 TIMING CHART φ φ TG1 to TG3 φ 1 φ 2 φ RB φ CLB (Bit clamp mode) φ CLB (Line clamp mode) Symbol t7 t9, t10 t12 t13, t14 t15, ...
Page 15
Remark Adjust cross points ( 1, 2), ( ...
Page 16
DEFINITIONS OF CHARACTERISTIC ITEMS 1. Saturation voltage : V sat Output signal voltage at which the response linearity is lost. 2. Saturation exposure : SE Product of intensity of illumination (lx) and storage time (s) when saturation of output voltage ...
Page 17
Dark signal non-uniformity : DSNU Absolute maximum of the difference between ADS and voltage of the highest or lowest output pixel of all the valid pixels at light shielding. This is calculated by the following formula. DSNU (mV) : ...
Page 18
Register imbalance: RI The rate of the difference between the averages of the output voltage of Odd and Even pixels, against the average output voltage of all the valid pixels ∑ – ...
Page 19
STANDARD CHARACTERISTIC CURVES (Reference Value) DARK OUTPUT TEMPERATURE CHARACTERISTIC 0.5 0.25 0 Operating Ambient Temperature T TOTAL SPECTRAL RESPONSE CHARACTERISTICS (without infrared cut filter and heat absorbing filter) (T 100 B ...
Page 20
APPLICATION CIRCUIT EXAMPLE + µ 10 F/16 V µ 0 Ω φ Ω φ CLB 150 Ω φ 1L 4.7 Ω φ 2 4.7 Ω 10 Ω Caution Connect the No connection pins (NC) ...
Page 21
PACKAGE DRAWING µ PD8862CY CCD LINEAR IMAGE SENSOR 22-PIN PLASTIC DIP (10.16 mm (400) ) (Unit : mm) 44.0±0.3 1st valid pixel 1 6.36±0 37.5 1.02±0.15 0.46±0.1 2.54±0.25 9.25±0 2.0 (1.72) 4.39±0.4 2.62±0.2 (5.42) 4.21±0.5 Name ...
Page 22
RECOMMENDED SOLDERING CONDITIONS When soldering this product highly recommended to observe the conditions as shown below. If other soldering processes are used the soldering is performed under different conditions, please make sure to consult with our ...
Page 23
NOTES ON HANDLING THE PACKAGES 1 DUST AND DIRT PROTECTING The optical characteristics of the CCD will be degraded if the cap is scratched during cleaning. Don’t either touch plastic cap surface by hand or have any object come in ...
Page 24
Data Sheet S16033EJ3V0DS µ PD8862 ...
Page 25
NOTES FOR CMOS DEVICES 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation ...
Page 26
The information in this document is current as of July, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most ...