PNX1700EH/G,557 Trident Microsystems, Inc., PNX1700EH/G,557 Datasheet - Page 89

no-image

PNX1700EH/G,557

Manufacturer Part Number
PNX1700EH/G,557
Description
Manufacturer
Trident Microsystems, Inc.
Datasheet

Specifications of PNX1700EH/G,557

Lead Free Status / RoHS Status
Supplier Unconfirmed
Philips Semiconductors
Volume 1 of 1
PNX17XX_SER_1
Preliminary data sheet
3.5 Semaphores
3.6 I
After wake-up from sleep mode, the TM5250 CPU can examine the tentative wake-up
attempt, and if the wake-up is genuine, bring the system back to full operational
mode.
In addition, the clocks to individual unused modules can be turned off altogether and
the idle() task of the operating system can be used to activate a voluntary powerdown
mechanism in the CPU. These modes are not managed by a hardware power mode
controller, but by software using the standard provisions of the CPU and the clock
system.
The semaphore module implements 16 semaphores for mutual-exclusion in a multi-
processor environment. Each processor in the system (at board level) can request a
particular semaphore. All 16 semaphores are accessed through the same bus which
guarantees atomic accesses.
There is no built-in mapping of semaphores to sharable hardware system resources.
Such mapping is done by software convention.
Each semaphore behaves as follows:
Only the lower 12 bits of the semaphore are writable. These lower 12 bits are used by
software to write a unique ID decided by software convention. The upper 20 bits
always return 0 when read.
The I
The I
100 kHz, and the fast mode, which runs at 400 kHz.
The I
peripherals like video/audio ADC/DACs at board level.
2
C Interface
if (current_content == 0)
else if (write_value == 0) new_content = 0;
2
2
2
C interface on the PNX17xx Series provides I
C interface supports two operating modes, the standard mode, which runs at
C interface may be used to connect an optional boot EEPROM and/or other
an external wake-up event on pin GPIO[15]. When entering in sleep mode, the
GPIO[15] pin state (i.e. value of the pin) is sampled and registered. The CPU
is woken up if the pin GPIO[15] changes state (from low to high) after the
system has gone into sleep mode. The GPIO[15] pin is observable by
software.
an expired internal counter. Before entering in sleep mode, this special
counter is set up to count XTAL_IN clock ticks. Once the count is satisfied, the
CPU is woken up. The counter has 32 bits.
an incoming event is detected by the GPIO module (could be a Remote
Control ‘power on’ command). Before going into sleep mode, the CPU sets the
GPIO event queues to monitor a selected group of GPIO pins. Once the
queues are full or have monitored an event, the CPU is woken up (via an
interrupt). This is a more sophisticated wake-up event than the wake-up upon
transition on GPIO[15] pin event, since several events are sampled and
therefore keep the GPIO alive.
Rev. 1 — 17 March 2006
new_content = write_value;
2
C master and slave capability.
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
PNX17xx Series
Chapter 2: Overview
2-8

Related parts for PNX1700EH/G,557