MPC860PVR80D4 Freescale, MPC860PVR80D4 Datasheet - Page 60
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MPC860PVR80D4
Manufacturer Part Number
MPC860PVR80D4
Description
Manufacturer
Freescale
Datasheet
1.MPC860PVR80D4.pdf
(80 pages)
Specifications of MPC860PVR80D4
Family Name
MPC8xx
Device Core
PowerQUICC
Device Core Size
32b
Frequency (max)
80MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.465/3.6V
Operating Supply Voltage (min)
2/3.135V
Operating Temp Range
0C to 95C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC860PVR80D4
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MPC860PVR80D4
Manufacturer:
VITESSE
Quantity:
5
Company:
Part Number:
MPC860PVR80D4
Manufacturer:
MOTOLOLA
Quantity:
852
Company:
Part Number:
MPC860PVR80D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860PVR80D4
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC860PVR80D4R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
CPM Electrical Characteristics
11.9
Table 23
1
60
151A
Num
150
151
152
153
154
155
SYNCCLK must be at least twice as fast as SMCLK.
SMCLK clock period
SMCLK width low
SMCLK width high
SMCLK rise/fall time
SMTXD active delay (from SMCLK falling edge)
SMRXD/SMSYNC setup time
RXD1/SMSYNC hold time
provides the SMC transparent timings as shown in
SMC Transparent AC Electrical Specifications
SMSYNC
Note:
(Output)
SMRXD
SMTXD
SMCLK
(Input)
1.
This delay is equal to an integer number of character-length clocks.
152
MPC860 PowerQUICC™ Family Hardware Specifications, Rev. 8
1
Figure 64. SMC Transparent Timing Diagram
154
154
Characteristic
152
155
Table 23. SMC Transparent Timing
155
Note 1
151
150
151A
Figure
153
64.
Min
100
50
50
10
20
All Frequencies
—
5
Freescale Semiconductor
Max
15
50
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns
ns