MC9S12DG128VPVE Freescale, MC9S12DG128VPVE Datasheet - Page 52
![](/photos/31/37/313754/mc9s12dg128vpve_sml.jpg)
MC9S12DG128VPVE
Manufacturer Part Number
MC9S12DG128VPVE
Description
Manufacturer
Freescale
Datasheet
1.MC9S12DG128VPVE.pdf
(142 pages)
Specifications of MC9S12DG128VPVE
Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
50MHz
Interface Type
SCI/SPI/I2C/CAN
Total Internal Ram Size
8KB
# I/os (max)
91
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.25V
Operating Supply Voltage (min)
2.25/2.35/4.5V
On-chip Adc
2(8-chx10-bit)
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
112
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
128KB
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC9S12DG128VPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Device User Guide — 9S12DT128DGV2/D V02.16
52
$0280 - $02BF
Address
$0280
$0281
$0282
$0283
$0284
$0285
$0286
$0287
$0288
$0289
$028A
$028B
$028C
$028D
$028E
$028F
$0290 -
$0293
$0294 -
$0297
$0298 -
$029B
$029C -
$029F
$02A0 -
$02AF
$02B0 -
$02BF
CAN0IDMR0 -
CAN0IDMR4 -
CAN4RXERR
CAN0IDAR0 -
CAN0IDAR4 -
CAN4TXERR
CAN4TBSEL
CAN0IDMR3
CAN0IDMR7
CAN0IDAR3
CAN0IDAR7
CAN4RXFG
CAN4RFLG
CAN4TARQ
CAN4TXFG
CAN4BTR0
CAN4BTR1
CAN4TFLG
CAN4TAAK
CAN4CTL0
CAN4CTL1
CAN4RIER
CAN4TIER
CAN4IDAC
Reserved
Reserved
Name
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read: RXERR7 RXERR6 RXERR5 RXERR4 RXERR3 RXERR2 RXERR1 RXERR0
Read: TXERR7 TXERR6 TXERR5 TXERR4 TXERR3 TXERR2 TXERR1 TXERR0
Read:
Read:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
CAN4 (Motorola Scalable CAN - MSCAN)
RXFRM
WUPIE
WUPIF
CANE
SAMP
SJW1
Bit 7
AM7
AM7
AC7
AC7
0
0
0
0
0
0
0
0
CLKSRC LOOPB
TSEG22 TSEG21 TSEG20 TSEG13 TSEG12 TSEG11 TSEG10
RXACT
CSCIF
CSCIE
SJW0
Bit 6
AM6
AM6
AC6
AC6
0
0
0
0
0
0
0
0
FOREGROUND TRANSMIT BUFFER see (Table 1-2)
FOREGROUND RECEIVE BUFFER see (Table 1-2)
RSTATE1 RSTATE0 TSTATE1 TSTATE0
RSTAT1
CSWAI
IDAM1
BRP5
AM5
AM5
Bit 5
AC5
AC5
0
0
0
0
0
0
0
SYNCH
LISTEN
RSTAT0
IDAM0
BRP4
AM4
AM4
Bit 4
AC4
AC4
0
0
0
0
0
0
0
TSTAT1
BRP3
TIME
AM3
AM3
Bit 3
AC3
AC3
0
0
0
0
0
0
0
0
0
ABTRQ2 ABTRQ1 ABTRQ0
ABTAK2
TSTAT0
TXEIE2
Freescale Semiconductor
WUPM
IDHIT2
WUPE
BRP2
TXE2
AM2
AM2
Bit 2
AC2
AC2
TX2
0
0
ABTAK1
TXEIE1
SLPRQ
SLPAK
OVRIE
IDHIT1
OVRIF
BRP1
TXE1
Bit 1
AM1
AM1
AC1
AC1
TX1
0
0
ABTAK0
TXEIE0
INITRQ
INITAK
IDHIT0
RXFIE
BRP0
TXE0
Bit 0
RXF
AM0
AM0
AC0
AC0
TX0
0
0