MC9S08GB60ACFUE Freescale, MC9S08GB60ACFUE Datasheet - Page 69

MC9S08GB60ACFUE

Manufacturer Part Number
MC9S08GB60ACFUE
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08GB60ACFUE

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
I2C/SCI/SPI
Total Internal Ram Size
4KB
# I/os (max)
56
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
1.8/2.08V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
60KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GB60ACFUE
Manufacturer:
EM
Quantity:
12 000
Part Number:
MC9S08GB60ACFUE
Manufacturer:
FREESCAL
Quantity:
1 045
Part Number:
MC9S08GB60ACFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GB60ACFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08GB60ACFUE
0
Part Number:
MC9S08GB60ACFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 5 Resets, Interrupts, and System Configuration
5.5.2.2
Edge and Level Sensitivity
The IRQMOD control bit re-configures the detection logic so it detects edge events and pin levels. In this
edge detection mode, the IRQF status flag becomes set when an edge is detected (when the IRQ pin
changes from the deasserted to the asserted level), but the flag is continuously set (and cannot be cleared)
as long as the IRQ pin remains at the asserted level.
5.5.3
Interrupt Vectors, Sources, and Local Masks
Table 5-1
provides a summary of all interrupt sources. Higher-priority sources are located toward the
bottom of the table. The high-order byte of the address for the interrupt service routine is located at the
first address in the vector address column, and the low-order byte of the address for the interrupt service
routine is located at the next higher address.
When an interrupt condition occurs, an associated flag bit becomes set. If the associated local interrupt
enable is 1, an interrupt request is sent to the CPU. Within the CPU, if the global interrupt mask (I bit in
the CCR) is 0, the CPU will finish the current instruction, stack the PCL, PCH, X, A, and CCR CPU
registers, set the I bit, and then fetch the interrupt vector for the highest priority pending interrupt.
Processing then continues in the interrupt service routine.
MC9S08GB60A Data Sheet, Rev. 2
Freescale Semiconductor
69

Related parts for MC9S08GB60ACFUE