MC9S08GB60ACFUE Freescale, MC9S08GB60ACFUE Datasheet - Page 127

MC9S08GB60ACFUE

Manufacturer Part Number
MC9S08GB60ACFUE
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08GB60ACFUE

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
I2C/SCI/SPI
Total Internal Ram Size
4KB
# I/os (max)
56
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
1.8/2.08V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
60KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GB60ACFUE
Manufacturer:
EM
Quantity:
12 000
Part Number:
MC9S08GB60ACFUE
Manufacturer:
FREESCAL
Quantity:
1 045
Part Number:
MC9S08GB60ACFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GB60ACFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08GB60ACFUE
0
Part Number:
MC9S08GB60ACFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
7.5.4
7.5.5
The filter registers show the filter value (FLT).
Freescale Semiconductor
Reset
Reset
DCOS
Field
Field
FLT
3:0
0
W
W
R
R
ICG Status Register 2 (ICGS2)
ICG Filter Registers (ICGFLTU, ICGFLTL)
DCO Clock Stable — The DCOS bit is set when the DCO clock (ICG2DCLK) is stable, meaning the count error
has not changed by more than n
used when exiting off state if CLKS = X1 to determine when to switch to the requested clock mode. It is also used
in self-clocked mode to determine when to start monitoring the DCO clock. This bit is cleared upon entering the
off state.
0 DCO clock is unstable.
1 DCO clock is stable.
Filter Value — The FLT bits indicate the current filter value, which controls the DCO frequency. The FLT bits are
read only except when the CLKS bits are programmed to self-clocked mode (CLKS = 00). In self-clocked mode,
any write to ICGFLTU updates the current 12-bit filter value. Writes to the ICGFLTU register will not affect FLT if
a previous latch sequence is not complete.
0
0
0
7
7
0
= Unimplemented or Reserved
= Unimplemented or Reserved
0
0
0
0
6
6
Figure 7-16. ICG Upper Filter Register (ICGFLTU)
Figure 7-15. ICG Status Register 2 (ICGS2)
Table 7-10. ICGFLTU Field Descriptions
Table 7-9. ICGS2 Field Descriptions
MC9S08GB60A Data Sheet, Rev. 2
0
0
0
0
5
5
unlock
for two consecutive samples and the DCO clock is not static. This bit is
0
0
0
0
4
4
Description
Description
3
0
0
3
0
0
0
0
2
2
Internal Clock Generator (S08ICGV2)
FLT
0
0
0
1
1
DCOS
0
0
0
0
127

Related parts for MC9S08GB60ACFUE