FDC37C665GT Standard Microsystems (SMSC), FDC37C665GT Datasheet - Page 109

no-image

FDC37C665GT

Manufacturer Part Number
FDC37C665GT
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of FDC37C665GT

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FDC37C665GT
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37C665GT
Manufacturer:
SMC
Quantity:
20 000
Part Number:
FDC37C665GT-MS
Manufacturer:
Microchip Technology
Quantity:
10 000
Command/Data
ECP Mode supports two advanced features to
improve the effectiveness of the protocol for
some
implemented by allowing the transfer of normal
8-bit data or 8-bit commands.
When in the forward direction, normal data is
transferred when HostAck is high and an 8-bit
command is transferred when HostAck is low.
Data Compression
The FDC37C665GT/666GT supports run length
encoded (RLE) decompression in hardware and
can transfer compressed data to a peripheral.
Run length encoded (RLE) compression in
hardware is not supported.
compressed
compression count is written to the ecpAFifo
and the data byte is written to the ecpDFifo.
Compression is accomplished by counting
identical bytes and transmitting an RLE byte
that indicates how many times the next byte is
to be repeated.
intercepts the RLE byte and repeats the
following byte the specified number of times.
When a run-length count is received from a
peripheral,
replicated the specified number of times. A
run-length count of zero specifies that only one
byte of data is represented by the next data
byte, whereas a run-length
applications.
the
data
subsequent
in
Decompression simply
The
Reverse Channel Commands (PeripAck Low)
Forward Channel Commands (HostAck Low)
ECP
D7
count
0
1
data
features
mode,
To transfer
Run-Length Count (0-127)
(mode 0011 0X00 only)
Channel Address (0-127)
byte
of
127
are
the
Table 45
is
109
D[6:0]
The most significant bit of the command
indicates whether it is a run-length count (for
compression) or a channel address.
When in the reverse direction, normal data is
transferred when PeriphAck is high and an 8-bit
command is transferred when PeriphAck is low.
The most significant bit of the command is
always zero. Reverse channel addresses are
seldom used and may not be supported in
hardware.
indicates that the next byte should be expanded
to 128 bytes. To prevent data expansion,
however, run-length counts of zero should be
avoided.
Pin Definition
The drivers for nStrobe, nAutoFd, nInit and
nSelectIn are open-collector in mode 000 and
are push-pull in all other modes.
ISA Connections
The interface can never stall causing the host to
hang. The width of data transfers is strictly
controlled on an I/O address basis per this
specification. All FIFO-DMA transfers are byte
wide, byte aligned and end on a byte boundary.
(The PWord value can be obtained by reading
Configuration Register A, cnfgA, described in
the next section.) Single byte wide transfers

Related parts for FDC37C665GT