PD2435 OSRAM Opto Semiconductors Inc, PD2435 Datasheet - Page 7
![LED Displays 5x7 Hi-Eff Red 0.2 4-CHARACTER](/photos/26/62/266284/00025183_0_sml.jpg)
PD2435
Manufacturer Part Number
PD2435
Description
LED Displays 5x7 Hi-Eff Red 0.2 4-CHARACTER
Manufacturer
OSRAM Opto Semiconductors Inc
Series
Alphanumeric Programmable Display™r
Datasheet
1.PD3535.pdf
(14 pages)
Specifications of PD2435
Display Type
Dot Matrix
Emitting Color
Hi-Eff. Red
Number Of Digits
4
Digit Size (in)
.2in
Viewing Area Height (mm)
5.08mm
Viewing Area Length (mm)
3.56mm
Package Type
DIP
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Industrial
Operating Temp Range
-40C to 85C
Mounting
Through Hole
Pin Count
20
Total Thickness (mm)
5.05mm
Opto Display Type
Panel
Pattern Type
Dot Matrix
Millicandela Rating
90µcd
Size / Dimension
1.00" L x 0.70" W x 0.20" H (25.40mm x 17.78mm x 5.08mm)
Color
Red
Configuration
5 x 7
Character Size
0.2 in
Illumination Color
High Efficiency Red
Wavelength
630 nm
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Luminous Intensity
90 ucd
Viewing Area (w X H)
3.56 mm x 5.08 mm
Lead Free Status / RoHS Status
Compliant
Voltage - Forward (vf) Typ
-
Internal Connection
-
Lead Free Status / Rohs Status
Details
Other names
Q68000A3561
DC Characteristics at 25°C
Parameter
V
I
I
PD243X
PD353X
PD443X
V
V
I
V
V
I
I
Data I/O Bus Loading
Clock I/O Bus Loading
Pin Assignments and Definitions
2006-01-23
CC
CC
IL
OH
OL
1)
Pin
1
2
3
4
5
6
7
8
9
10
CC
IL
IH
OL
OH
(except D0 to D7)
(Blank)
80 LEDs/unit (100% Bright)
D0 to D7 have no pull-up resistors so current is negligible.
Function
RD
CLK I/O
CLKSEL
RST
CE1
CE0
A2
A1
A0
GND
(1)
Definition
Active low, will enable a processor to read all
registers in the display.
If CLK SEL (pin 3) is low, then expect an exter-
nal clock source into this pin. If CLK SEL is
high, then this pin will be the master or source
into this pin. If CLK SEL is high, then this pin
will be the master or source for all other
devices which have CLK SEL low.
CLOCK SELECT determines the action of pin
2. CLK I/O, see the section on Cascading for
an example.
Reset. Used to synchronize blinking. Will not
clear the display. The reset pulse should be
less than 1 ms
Chip enable (active high).
Chip enable (active low).
Address input (MSB).
Address input.
Address input (LSB).
Ground.
Limits
Min.
4.5
—
—
—
2.0
25
—
2.4
–8.9
1.6
—
—
Typ.
5.0
2.5
115
145
150
—
—
—
—
—
—
—
—
—
7
Pin
11
12
13
14
15
16
17
18
19
20
Max.
5.5
3.5
130
165
170
0.8
—
100
0.4
—
—
—
100
240
Function
WR
D7
D6
D5
D4
D3
D2
D1
D0
V
CC
Units
Volts
mA
mA
mA
mA
Volts
Volts
µA
Volts
Volts
mA
mA
pF
pF
Definition
Write. Active low. If the device is selected, a
low on the write input loads the data into mem-
ory.
Data Bus bit 7 (MSB).
Data Bus bit 6.
Data Bus bit 5.
Data Bus bit 4.
Data Bus bit 3.
Data Bus bit 2.
Data Bus bit 1.
Data Bus bit 0 (LSB).
Positive power pin.
PD243X, PD353X, PD443X
Conditions
Nominal
V
V
V
V
V
V
V
V
V
V
V
—
—
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
=5.0 V, A2 = 1, all other inputs low.
=5.0 V
=5.0 V
=5.0 V
=4.5 V to 5.5 V
=4.5 V to 5.5 V
=4.5 V to 5.5 V, V
=4.5 V to 5.5 V
=4.5 V to 5.5 V
=4.5 V, V
=4.5 V, V
OH
OL
=0.4 V
=2.4 V
IN
=0.8 V