SAA4956TJ NXP Semiconductors, SAA4956TJ Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
SAA4956TJ
Manufacturer Part Number
SAA4956TJ
Description
Manufacturer
NXP Semiconductors
Datasheet
1.SAA4956TJ.pdf
(36 pages)
Specifications of SAA4956TJ
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA4956TJ/V1
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
1
2
The SAA4956TJ is a 2949264-bit field memory with an
optional field based noise reduction designed for
advanced TV applications such as 100/120 Hz TV,
PALplus, PIP and 3D comb filter. The SAA4956TJ is
functional and pin compatible with the SAA4955TJ.
3
1998 Dec 08
SAA4956TJ
NUMBER
2949264-bit field memory with optional field based
noise reduction
245772
3.3 V power supply
Inputs fully TTL compatible when using an extra 5 V
power supply
High speed read and write operations
FIFO operations:
– Full word continuous read and write
– Independent read and write pointers (asynchronous
– Resettable read and write pointers.
Optional field based noise reduction activated by an
enable pin and controlled via the I
Optional random access by block function (40 words per
block) enabled during pointer reset operation
Quasi static (internal self-refresh and clocking pauses of
infinite length)
Write mask function
Cascade operation possible
Compatible with SAA4955TJ
16-Mbit CMOS DRAM process technology
40-pin SOJ package.
2.9-Mbit field memory with noise reduction
TYPE
FEATURES
GENERAL DESCRIPTION
ORDERING INFORMATION
read and write access)
12-bit organization
SOJ40
NAME
plastic small outline package; 40 leads (J-bent); body width 10.16 mm
2
C-bus
DESCRIPTION
3
PACKAGE
However, the SAA4956TJ has also, in addition to the field
memory function, a field based noise reduction circuit. If
this function is enabled it can be controlled via the I
The maximum storage depth is 245772 words
A FIFO operation with full word continuous read and write
could be used as a data delay, for example. A FIFO
operation with asynchronous read and write could be used
as a data rate multiplier. Here the data is written once, then
read as many times as required as long as new data is not
written. In addition to the FIFO operations, a random block
access mode is accessible during the pointer reset
operation. When this mode is enabled, reading and/or
writing may begin at, or proceed from, the start address of
any of the 6144 blocks. Each block is 40 words in length.
Two or more SAA4956TJs can be cascaded to provide a
greater storage depth or a longer delay, without the need
for additional circuitry.
The SAA4956TJ contains separate 12-bit wide serial ports
for reading and writing. The ports are controlled and
clocked separately, so asynchronous read and write
operations are supported. Independent read and write
clock rates are possible. Addressing is controlled by read
and write address pointers. Before a controlled write
operation can begin, the write pointer must be set to zero
or to the beginning of a valid address block. Likewise, the
read pointer must be set to zero or to the beginning of a
valid address block before a controlled read operation can
begin.
Preliminary specification
SAA4956TJ
SOT449-1
VERSION
12 bits.
2
C-bus.