MPC2605ZP66 Freescale, MPC2605ZP66 Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MPC2605ZP66
Manufacturer Part Number
MPC2605ZP66
Description
Manufacturer
Freescale
Datasheet
1.MPC2605ZP66.pdf
(36 pages)
Specifications of MPC2605ZP66
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC2605ZP66
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
MPC2605/D
WRITE THROUGH BURST WRITE HIT
a write-through mode L2 cache line, read miss or write
miss processing that replaces a clean line. For these
operations, the MPC2605 will not assert any signals
on the 60x bus. A cache line is considered
22
Figure 5 shows the fastest possible burst write hit to
DH0 – DH31,
DL0 – DL31
CPU DBG
L2 CLAIM
A0 – A31
CPU BG
AACK
TBST
DBB
CLK
WT
TS
TA
LEGEND
Signal driven to the MPC2605
Signal driven by the MPC2605
High-Z
Figure 5. Fastest Possible Write Through Burst Write
Integrated Secondary Cache for Microprocessors
Freescale Semiconductor, Inc.
For More Information On This Product,
That Implement PowerPC Architecture
Go to: www.freescale.com
1
A1
A
2
write-through if WT is asserted by the processor when
it asserts TS.
is solely dependent on the memory controller. The
timing shown here assumes that the memory controller
has a write buffer that can accept data this quickly.
A2
3
The speed that a write-through operation completes,
A3
4
5
A4
6
7
MOTOROLA
8