AT45DB321D-SU SL383 Atmel, AT45DB321D-SU SL383 Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT45DB321D-SU SL383
Manufacturer Part Number
AT45DB321D-SU SL383
Description
Manufacturer
Atmel
Datasheet
1.AT45DB321D-SU_SL383.pdf
(54 pages)
Specifications of AT45DB321D-SU SL383
Density
32Mb
Access Time (max)
6ns
Interface Type
Serial (SPI)
Boot Type
Not Required
Address Bus
1b
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
-40C to 85C
Package Type
SOIC EIAJ
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Synchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8b
Number Of Words
4M
Supply Current
15mA
Mounting
Surface Mount
Pin Count
8
Lead Free Status / RoHS Status
Compliant
13. “Power of 2” Binary Page Size Option
13.1
3597M–DFLASH–3/09
Programming the Configuration Register
“Power of 2” binary page size Configuration Register is a user-programmable nonvolatile regis-
ter that allows the page size of the main memory to be configured for binary page size
(512 bytes) or DataFlash standard page size (528 bytes). The “power of 2” page size is a one-
time programmable configuration register and once the device is configured for “power
of 2” page size, it cannot be reconfigured again. The devices are initially shipped with the
page size set to 528 bytes. The user has the option of ordering binary page size (512
bytes) devices from the factory. For details, please refer to
page
For the binary “power of 2” page size to become effective, the following steps must be followed:
If the above steps are not followed to set the page size prior to page programming, incorrect
data during a read operation may be encountered.
To program the Configuration Register for “power of 2” binary page size, the CS pin must first be
asserted as it would be with any other command. Once the CS pin has been asserted, the
appropriate 4-byte opcode sequence must be clocked into the device in the correct order. The
4-byte opcode sequence must start with 3DH and be followed by 2AH, 80H, and A6H. After the
last bit of the opcode sequence has been clocked in, the CS pin must be deasserted to initiate
the internally self-timed program cycle. The programming of the Configuration Register should
take place in a time of t
busy. The device must be power cycled after the completion of the program cycle to set the
“power of 2” page size. If the device is powered-down before the completion of the program
cycle, then setting the Configuration Register cannot be guaranteed. However, the user should
check bit 0 of the status register to see whether the page size was configured for binary page
size. If not, the command can be re-issued again.
Figure 13-1. Erase Sector Protection Register
Command
Power of Two Page Size
1. Program the one-time programmable configuration resister using opcode sequence
2. Power cycle the device (i.e. power down and power up again).
3. The page for the binary page size can now be programmed.
47.
3DH, 2AH, 80H and A6H (please see
CS
SI
Each transition
represents 8 bits
P
, during which time the Status Register will indicate that the device is
Opcode
Byte 1
Opcode
Byte 2
Section
Byte 1
13.1).
3DH
Opcode
Byte 3
Section 26. ”Ordering Information” on
Byte 2
Opcode
2AH
Byte 4
Byte 3
80H
Byte 4
A6H
25