MT46H32M16LFBF-6 IT:B Micron Technology Inc, MT46H32M16LFBF-6 IT:B Datasheet - Page 51
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT46H32M16LFBF-6 IT:B
Manufacturer Part Number
MT46H32M16LFBF-6 IT:B
Description
Manufacturer
Micron Technology Inc
Type
DDR SDRAMr
Datasheet
1.MT46H32M16LFBF-6_ITB.pdf
(98 pages)
Specifications of MT46H32M16LFBF-6 IT:B
Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
6.5/5ns
Maximum Clock Rate
166MHz
Operating Supply Voltage (typ)
1.8V
Package Type
VFBGA
Operating Temp Range
-40C to 85C
Operating Supply Voltage (max)
1.95V
Operating Supply Voltage (min)
1.7V
Supply Current
105mA
Pin Count
60
Mounting
Surface Mount
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Compliant
Standard Mode Register
Figure 18: Standard Mode Register Definition
Burst Length
PDF: 09005aef82d5d305
512mb_ddr_mobile_sdram_t47m.pdf – Rev. I 12/09 EN
Note:
The standard mode register bit definition enables the selection of burst length, burst
type, CAS latency (CL), and operating mode, as shown in Figure 18. Reserved states
should not be used as this may result in setting the device into an unknown state or
cause incompatibility with future versions of LPDDR devices. The standard mode regis-
ter is programmed via the LOAD MODE REGISTER command (with BA0 = 0 and BA1 =
0) and will retain the stored information until it is programmed again, until the device
goes into deep power-down mode, or until the device loses power.
Reprogramming the mode register will not alter the contents of the memory, provided
it is performed correctly. The mode register must be loaded when all banks are idle and
no bursts are in progress, and the controller must wait
quent operation. Violating any of these requirements will result in unspecified operation.
Read and write accesses to the device are burst-oriented, and the burst length (BL) is
programmable. The burst length determines the maximum number of column loca-
1. The integer n is equal to the most significant address bit.
Mn
0
–
...
M10
M
0
–
n + 2
0
0
1
1
M9
0
–
M
M8
n + 1
0
n + 2
0
1
0
1
–
BA1
0
M7
n + 1
0
–
Mode Register Definition
Standard mode register
Status register
Extended mode register
Reserved
0
BA0
M6
0
0
0
0
1
1
1
1
Operating Mode
Normal operation
All other states reserved
n
Operating Mode
An ...
M5
...
0
0
1
1
0
0
1
1
51
10
A10
M4
0
1
0
1
0
1
0
1
512Mb: x16, x32 Mobile LPDDR SDRAM
9
A9
CAS Latency
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
8
A8
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2
3
7
A7 A6 A5 A4 A3
CAS Latency BT
6
5
4
M3
0
1
3
Burst Length
Standard Mode Register
t
MRD before initiating the subse-
M2
2
0
0
0
0
1
1
1
1
A2 A1 A0
Burst Type
Interleaved
Sequential
M1
1
0
0
1
1
0
0
1
1
0
M0
© 2004 Micron Technology, Inc. All rights reserved.
0
1
0
1
0
1
0
1
Standard mode register (Mx)
Reserved
Reserved
Reserved
Reserved
M3 = 0
Address bus
16
2
4
8
Burst Length
Reserved
Reserved
Reserved
Reserved
M3 = 1
16
2
4
8