E6420BBG Semtech, E6420BBG Datasheet - Page 25

• Manufacturer Part Number: E6420BBG
• Manufacturer: Semtech

Specifications of E6420BBG

• Lead Free Status / RoHS Status: Not Compliant

Test conditions (unless otherwise specified): "Recommended Operating
Conditions".
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
AC Characteristics
HIGH-PERFORMANCE PRODUCTS – ATE
D
C
O
f (
O
H
K
o r
g i
u
u
2000 Semtech Corp.
S
R
p t
F
F
p t
G
G
o
t i
m
u
u
d l
t e
E
o r
o r
l a
t u
t u
S
C
U
S
C
U
(
F
F
D
f
f
l l
l l
S
r o
r o
(
N
L
L
L
L
L
L
L
L
C
m
m
D
E
D
E
u
u
P
N
P
u
i T
o
o
o
o
o
o
o
o
n I
U
E
S
S
o
V
K
C
p
p
D
D
3
7
3
7
y t
I
I
o
a
a
a
a
a
a
a
a
a
a
m
T
G
G
p
r (
(
c
c
e t
p
l o
r u
o t
o t
a f
0
0
0
0
A
e t
A
x
x
: d
: d
: d
: d
: d
: d
: d
: d
E
F
Ø
a
a
o r
o r
s i
u
P
Not production tested. Guaranteed by design and
characterization.
The max spec of 70% of T
CK24 refers to 24th rising clock edge, which corresponds
to a full shift register. Note that a falling CK24 edge is also
required for proper operation of circuit.
The 6420 is production tested at 55 MHz only, with 50%
duty cycle.
Duty cycle % shown refers to “high” duration of clock
in a period.
e
C
i T
s
%
%
a t
T
T
e l
e l
e r
l l
t a
t a
s
s t
o t
o t
u
c
n i
s
(
(
E
E
y
u
u
m
R
R
n i
2
o t
o t
g
r o
c
s l
1
1
1
1
1
1
1
1
t n
2
D
p
p
g
(
D
S
S
s i
s i
r (
(
,
D
D
e l
e
e
g
N
5
5
0
0
0
0
0
0
e
e r
s
,
a f
u
u
e t
e t
n
n
n i
n i
.
.
s
e
3
C
s i
V
V
0
0
0
0
o
S
S
8
e
0
3
y t
y t
, A
F
F
(
W
n
n
d
l l
s
)
D
D
g
g
, p
, p
n i
e t
%
%
n
n
(
d
N
e
e
%
2
)
n i
p
F
F
g
n
n
N
D
D
d i
F
F
g
l t t
l t t
C
C
C
g
C
o
5
) e
o
P
B
F
F
)
g
o
) e
D
D
1
1
1
y
y
e t
h t
n
%
K
K
a
n i
,
n i
e
=
=
e t
0
7
)
u
c
u
c
e
d
o t
r
d
D
)
e l
e l
g
o t
y t
y t
g
V
V
d
a
1
n i
g
3
5
1
g
m
)
i T
i T
R
) e
(
(
g
.
.
)
C
C
R
) e
o t
o t
3
0
m
s i
m
e
y
y
o t
s i
V
V
o t
c
c
t
n i
o t
e
e
0
0
n i
e
e l
e l
±
±
U
g
.
.
r
R
(
g
0
0
R
N
P
(
C
s i
.
.
2
2
N
C
s i
D
o
3
5
K
n i
5
5
K
o
e t
n i
A
0
0
2
%
%
g
2
e t
T
V
g
4
(
) E
4
1
C
N
F
F
C
(
5
)
K
N
S
S
o
CK
K
)
2
o
e t
R
R
2
4
e t
)
)
4
s
is not production tested.
s
4
1
,
5
,
5
)
)
S
T
P
T
T
T
T
L H
y
T
P
S
W
L H
L H
S
F x a
F x a
m
S
_ U
_ D
W
T
_ U
_ U
m
m
_ D
_ D
R
s
U
U
b
S
E
C
C
P
S
C
S
P
I D
E
K
T D
I D
l o
E
T D
T E
25
M
1
1
1
1
3
2
5
3
3
5
5
2
Figure 8. Shift Register Loading Timing Diagram
n i
0
0
0
0
3
0
5
5
0
Figure 9. Central and Individual DAC Updating
SDI
CK
UPDATE
0
CK
CE
2
2
T SU_SDI
T
.
4
5
3
5
5
2
4
5
3
y
.
0
0
0
3
9
1
4
p
0
0
Valid Data
0
T HLD_SDI
A0
CK1
CK1
T CK
7
7
T SU_UPDATE
0
0
%
%
M
7
1
1
5
7
7
1
5
T SU_CE
0
5
1
0
0
a
f o
f o
0
0
0
0
0
0
0
0
T HLD_CE
T HLD_UPDATE
x
T SU_SDI
CK24
T
T
C
C
K
K
Edge6420
Valid Data
T HLD_SDI
CK24
D15
Note: A 24th falling
CK edge is required for
DAC updating!
www .semtech.com
U
M
M
M
M
m
i n
n
n
n
n
n
n
µ
µ
µ
µ
µ
µ
µ
µ
%
H
H
H
H
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s t
z
z
z
z