ISP1507D1HNUM STEricsson, ISP1507D1HNUM Datasheet - Page 6

no-image

ISP1507D1HNUM

Manufacturer Part Number
ISP1507D1HNUM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1507D1HNUM

Lead Free Status / RoHS Status
Compliant
Table 3.
[1]
[2]
[3]
[4]
CD00269906
Product data sheet
Symbol
RESET_N/PSW_N 12
REG1V8
DIR
STP
NXT
DATA7
DATA6
DATA5
DATA4
CLOCK
DATA3
V
DATA2
GND
CC(I/O)
Symbol names ending with underscore N, for example, NAME_N, indicate active-LOW signals.
For details on external components required on each pin, see list of materials and application diagrams in
I = input; O = output; I/O = digital input/output; AI = analog input; AO = analog output; AI/O = analog input/output; P = power or ground
pin.
A detailed description of these pins can be found in
[1][2]
Pin description
Pin
13
14
15
16
17
18
19
20
21
22
23
24
die
pad
…continued
Type
I/O
O
I
O
I/O
I/O
I/O
I/O
I/O
P
I/O
P
P
O
[3]
Description
This pin has two possible functions:
RESET_N (input) — Active-LOW, asynchronous reset input.
3.3 V tolerant; plain input
PSW_N (output) — Active-LOW external V
pump enable.
open-drain; 3.3 V tolerant
If not used, this pin must be connected to V
1.8 V regulator output; requires parallel 0.1 μF and 4.7 μF capacitors; internally
powers the digital core; must not be used to power external circuits
ULPI direction signal
slew-rate controlled output (1 ns)
ULPI stop signal
plain input; programmable pull up
ULPI next signal
slew-rate controlled output (1 ns)
pin 7 of the bidirectional ULPI data bus
slew-rate controlled output (1 ns); plain input; programmable pull down
pin 6 of the bidirectional ULPI data bus
slew-rate controlled output (1 ns); plain input; programmable pull down
pin 5 of the bidirectional ULPI data bus
slew-rate controlled output (1 ns); plain input; programmable pull down
pin 4 of the bidirectional ULPI data bus
slew-rate controlled output (1 ns); plain input; programmable pull down
60 MHz clock output
slew-rate controlled output (1 ns)
pin 3 of the bidirectional ULPI data bus
slew-rate controlled output (1 ns); plain input; programmable pull down
I/O supply rail
pin 2 of the bidirectional ULPI data bus
slew-rate controlled output (1 ns); plain input; programmable pull down
ground supply; down bonded to the exposed die pad (heat sink); to be connected to
the PCB ground
Section
Rev. 03 — 28 July 2010
[4]
8.10.
ULPI HS USB host and peripheral transceiver
CC(I/O)
BUS
power switch or external charge
.
Section
ISP1507D1
© ST-ERICSSON 2010. All rights reserved.
17.
6 of 73

Related parts for ISP1507D1HNUM