SC16C650AIB48 NXP Semiconductors, SC16C650AIB48 Datasheet - Page 17

• Manufacturer Part Number: SC16C650AIB48
• Manufacturer: NXP Semiconductors

Specifications of SC16C650AIB48

• Transmitter And Receiver Fifo Counter: Yes
• Package Type: LQFP
• Operating Supply Voltage (max): 5.5V
• Mounting: Surface Mount
• Pin Count: 48
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Industrial
• Number Of Channels: 1
• Lead Free Status / RoHS Status: Compliant

Philips Semiconductors
7. Register descriptions
Table 8:
Shaded bits are only accessible when EFR[4] is set.
[1]
[2]
[3]
[4]
9397 750 11622
Product data
A2 A1 A0 Register Default
General Register Set
0
0
0
0
0
0
1
1
1
1
Special Register Set
0
0
Enhanced Register Set
0
1
1
1
1
The value shown represents the register’s initialized HEX value; X = n/a.
These registers are accessible only when LCR[7] = 0.
The Special Register set is accessible only when LCR[7] is set to a logic 1.
Enhanced Feature Register, Xon-1,2 and Xoff-1,2 are accessible only when LCR is set to ‘BF
0
0
0
1
1
1
0
0
1
1
0
0
1
0
0
1
1
0
0
1
0
0
1
0
1
0
1
0
1
0
0
1
0
1
SC16C650A internal registers
RHR
THR
IER
FCR
ISR
LCR
MCR
LSR
MSR
SPR
DLL
DLM
EFR
Xon-1
Xon-2
Xoff-1
Xoff-2
[3]
[2]
[4]
XX
XX
00
00
01
00
00
60
X0
FF
XX
XX
00
00
00
00
00
Table 8
The assigned bit functions are more fully defined in
[1]
Bit 7
bit 7
bit 7
CTS
interrupt
RCVR
trigger
(MSB)
FIFOs
enabled
divisor
latch
enable
Clock
select
FIFO
data
error
DCD
bit 7
bit 7
bit 15
Auto
CTS
bit 7
bit 15
bit 7
bit 15
details the assigned bit functions for the fifteen SC16C650A internal registers.
Bit 6
bit 6
bit 6
RTS
interrupt
RCVR
trigger
(LSB)
FIFOs
enabled
set break set parity even
IR enable INT type
trans.
empty
RI
bit 6
bit 6
bit 14
Auto RTS Special
bit 6
bit 14
bit 6
bit 14
Rev. 04 — 20 June 2003
Bit 5
bit 5
bit 5
Xoff
interrupt
TX
trigger
(MSB)
INT
priority
bit 4
select
trans.
holding
empty
DSR
bit 5
bit 5
bit 13
char.
select
bit 5
bit 13
bit 5
bit 13
UART with 32-byte FIFO and IrDA encoder/decoder
Bit 4
bit 4
bit 4
Sleep
mode
TX trigger
(LSB)
INT
priority
bit 3
parity
loop back OUT2,
break
interrupt
CTS
bit 4
bit 4
bit 12
Enable
IER[4-7],
ISR[4,5],
FCR[4,5],
MCR[5-7]
bit 4
bit 12
bit 4
bit 12
Bit 3
bit 3
bit 3
modem
status
interrupt
DMA
mode
select
INT
priority
bit 2
parity
enable
INT
enable
framing
error
bit 3
bit 3
bit 11
Cont-3
Tx, Rx
Control
bit 3
bit 11
bit 3
bit 11
DCD
Section 7.1
Hex
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
’.
Bit 2
bit 2
bit 2
receive
line status
interrupt
XMIT
FIFO
reset
INT
priority
bit 1
stop bits
OUT1
parity
error
bit 2
bit 2
bit 10
Cont-2
Tx, Rx
Control
bit 2
bit 10
bit 2
bit 10
RI
SC16C650A
through
Bit 1
bit 1
bit 1
transmit
holding
register
RCVR
FIFO
reset
INT
priority
bit 0
word
length
bit 1
RTS
overrun
error
bit 1
bit 1
bit 9
Cont-1
Tx, Rx
Control
bit 1
bit 9
bit 1
bit 9
DSR
Section
Bit 0
bit 0
bit 0
receive
holding
register
FIFO
enable
INT
status
word
length
bit 0
DTR
receive
data
ready
bit 0
bit 0
bit 8
Cont-0
Tx, Rx
Control
bit 0
bit 8
bit 0
bit 8
CTS
17 of 50
7.11.