LAN8700IC-AEZG Standard Microsystems (SMSC), LAN8700IC-AEZG Datasheet - Page 12

no-image

LAN8700IC-AEZG

Manufacturer Part Number
LAN8700IC-AEZG
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN8700IC-AEZG

Number Of Receivers
1
Data Rate
10/100Mbps
Operating Supply Voltage (typ)
3.3V
Package Type
QFN EP
Operating Temperature Classification
Industrial
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN8700IC-AEZG
Manufacturer:
SANKEN
Quantity:
300
Part Number:
LAN8700IC-AEZG
Manufacturer:
Standard
Quantity:
34 317
Part Number:
LAN8700IC-AEZG
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN8700IC-AEZG
0
Company:
Part Number:
LAN8700IC-AEZG
Quantity:
47
Company:
Part Number:
LAN8700IC-AEZG
Quantity:
195
Part Number:
LAN8700IC-AEZG-C3
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN8700IC-AEZG-TR
Manufacturer:
SMSC
Quantity:
10 000
Part Number:
LAN8700IC-AEZG-TR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
LAN8700IC-AEZG-TR
0
Chapter 3 Pin Description
Revision 2.2 (12-04-09)
3.1
SIGNAL NAME
I/O Signals
This chapter describes the signals on each pin. When a lower case “n” is used at the beginning of the
signal name, it indicates that the signal is active low. For example, nRST indicates that the reset signal
is active low.
The following buffer types are shown in the TYPE column of the tables in this chapter.
Note: The digital signals are not 5V tolerant.They are variable voltage from +1.6V to +3.6V.
TX_ER/
TX_EN
TXD0
TXD1
TXD2
TXD3
TXD4
nINT/
I
IPD
O
OPD
I/O
IOPD
IOPU
AI
AO
Input. Digital LVCMOS levels.
Input with internal pull-down. Digital LVCMOS levels.
Output. Digital LVCMOS levels.
Output with internal pull-down. Digital LVCMOS levels.
Input or Output . Digital LVCMOS levels.
Input or Output with internal pull-down. Digital LVCMOS levels.
Input or Output with internal pull-up. Digital LVCMOS levels.
Input. Analog levels..
Output. Analog levels.
TYPE
IOPU
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support and flexPWR
IPD
I
I
I
I
Table 3.1 MII Signals
DATASHEET
Transmit Data 0: Bit 0 of the 4 data bits that are accepted by
the PHY for transmission.
Transmit Data 1: Bit 1 of the 4 data bits that are accepted by
the PHY for transmission.
Transmit Data 2: Bit 2 of the 4 data bits that are accepted by
the PHY for transmission
Note:
Transmit Data 3: Bit 3 of the 4 data bits that are accepted by
the PHY for transmission.
Note:
MII Transmit Error: When driven high, the 4B/5B encode
process substitutes the Transmit Error code-group (/H/) for the
encoded data word. This input is ignored in 10Base-T operation.
MII Transmit Data 4: In Symbol Interface (5B Decoding) mode,
this signal becomes the MII Transmit Data 4 line, the MSB of the
5-bit symbol code-group.
Notes:
Transmit Enable: Indicates that valid data is presented on the
TXD[3:0] signals, for transmission. In RMII Mode, only TXD[1:0]
have valid data.
This signal is not used in RMII Mode.
This signal is mux’d with nINT
See
for additional information on configuration/strapping options.
Section 4.10, "nINT/TX_ER/TXD4 Strapping," on page 31
12
This signal should be grounded in RMII Mode.
This signal should be grounded in RMII Mode
DESCRIPTION
SMSC LAN8700/LAN8700i
®
Technology in a Small Footprint
Datasheet

Related parts for LAN8700IC-AEZG