LAN9221I-ABZJ Standard Microsystems (SMSC), LAN9221I-ABZJ Datasheet - Page 16

no-image

LAN9221I-ABZJ

Manufacturer Part Number
LAN9221I-ABZJ
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9221I-ABZJ

Operating Supply Voltage (typ)
1.8/2.5/3.3V
Operating Supply Voltage (min)
1.62V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
56
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9221I-ABZJ
Manufacturer:
FREESCALE
Quantity:
920
Part Number:
LAN9221I-ABZJ
Manufacturer:
Standard
Quantity:
4 785
Part Number:
LAN9221I-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN9221I-ABZJ
0
Revision 2.7 (03-15-10)
2.1
Host Address
PHY External Bias
Read Strobe
Write Strobe
FIFO Select
Chip Select
Host Data
Interrupt
Request
NAME
Resistor
NAME
TPO+
TPO-
TPI+
TPI-
Note: The pin names for the twisted pair pins shown above apply to a normal connection. If HP Auto-
Pin List
MDIX is enabled and a reverse connection is detected, or a reverse connection is manually
selected, the input pins become outputs, and vice-versa, as indicated in the descriptions.
FIFO_SEL
SYMBOL
D[15:0]
A[7:1]
nWR
nRD
nCS
IRQ
SYMBOL
EXRES
TPO+
TPO-
TPI+
TPI-
BUFFER
Table 2.1 Host Bus Interface Signals
VIS/VO8
VOD8
TYPE
VO8/
VIS
VIS
VIS
VIS
VIS
Table 2.2 LAN Interface Signals
BUFFER
TYPE
AO
AO
AI
AI
AI
DATASHEET
PINS
16
#
7
1
1
1
1
1
PINS
NUM
16
1
1
1
1
1
Bi-directional data port.
7-bit Address Port. Used to select Internal CSR’s and
TX and RX FIFOs.
Active low strobe to indicate a read cycle.
Active low strobe to indicate a write cycle. This signal,
qualified with nCS, is also used to wakeup the
LAN9221/LAN9221i when it is in a reduced power
state.
Active low signal used to qualify read and write
operations. This signal qualified with nWR is also used
to wakeup the LAN9221/LAN9221i when it is in a
reduced power state.
Programmable Interrupt request. Programmable
polarity, source and buffer types.
When driven high all accesses to the
LAN9221/LAN9221i are to the RX or TX Data FIFOs.
In this mode, the A[7:3] upper address inputs are
ignored.
High-Performance 16-bit Non-PCI 10/100 Ethernet Controller with Variable Voltage I/O
Transmit Positive Output (normal)
Receive Positive Input (reversed)
Transmit Negative Output (normal)
Receive Negative Input (reversed)
Receive Positive Input (normal)
Transmit Positive Input (reversed)
Receive Negative Input (normal)
Transmit Negative Output (reversed)
Must be connected to ground through a 12.4K
ohm 1% resistor.
DESCRIPTION
DESCRIPTION
SMSC LAN9221/LAN9221i
Datasheet

Related parts for LAN9221I-ABZJ