LAN9221I-ABZJ Standard Microsystems (SMSC), LAN9221I-ABZJ Datasheet - Page 152

no-image

LAN9221I-ABZJ

Manufacturer Part Number
LAN9221I-ABZJ
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9221I-ABZJ

Operating Supply Voltage (typ)
1.8/2.5/3.3V
Operating Supply Voltage (min)
1.62V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
56
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9221I-ABZJ
Manufacturer:
FREESCALE
Quantity:
920
Part Number:
LAN9221I-ABZJ
Manufacturer:
Standard
Quantity:
4 785
Part Number:
LAN9221I-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN9221I-ABZJ
0
Revision 2.7 (03-15-10)
REVISION LEVEL & DATE
(05-13-08)
(10-22-07)
Rev. 1.92
Rev. 2.1
Table 9.1 Customer Revision History (continued)
Auto-negotiation
Advertisement on page 121
Section 3.5, "Wake-up
Frame Detection," on
page 27
"MAC_CR—MAC Control
Register," on page 107
Section 5.4.12,
"WUCSR—Wake-up Control
and Status Register," on
page 116
Section 3.6.1.1, "RX
Checksum Calculation," on
page 33
Section 2.2, “External Pull-
Up/Pull-Down Resistors
Section 1.1, "Block
Diagram"
Chapter 2 Pin Description
and Configurationon
page 15
EECLK pin description in
Chapter 2 Pin Description
and Configurationon
page 15
SECTION/FIGURE/ENTRY
and
Section 5.4.1,
DATASHEET
152
High-Performance 16-bit Non-PCI 10/100 Ethernet Controller with Variable Voltage I/O
Fixed definition of bits 11:10 when equal to “11” by
adding “advertise support for..” to beginning of
definition. Also added note stating “When both
symmetric PAUSE and asymmetric PAUSE
support are advertised, the device will only be
configured to, at most, one of the two settings
upon auto-negotiation completion.”
Added note: “When wake-up frame detection is
enabled via the WUEN bit of the
up Control and Status
up frame will wake-up the device despite the state
of the Disable Broadcast Frame (BCAST) bit in the
MAC_CR—MAC Control
Fixed typo in bit 9: “... Mac Address [1:0] bit set to
0.” was changed to “...Mac Address [0] bit set to 0.”
“checksum = [B0, B1] + C0 + [B2, B3] + C1 + …
+ [0, BN] + CN-1” changed to “checksum = [B1,
B0] + C0 + [B3, B2] + C1 + … + [0, BN] + CN-1”
Added section. Added references to this section
throughout the pin description tables as applicable.
Removed the system memory block and arrow
above the microprocessor/ microcontroller
Pin assignment information re-organized into
separate table.
Note added to EECLK pin description to indicate
proper usage.
CORRECTION
Register, a broadcast wake-
Register.”
SMSC LAN9221/LAN9221i
WUCSR—Wake-
Datasheet

Related parts for LAN9221I-ABZJ