GD82541PI Intel, GD82541PI Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
GD82541PI
Manufacturer Part Number
GD82541PI
Description
Manufacturer
Intel
Datasheet
1.GD82541PI.pdf
(46 pages)
Specifications of GD82541PI
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
196
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
GD82541PI
Manufacturer:
CYPRESS
Quantity:
124
Company:
Part Number:
GD82541PI SL7AT
Manufacturer:
GTL
Quantity:
2 791
82541(PI/GI/EI) — Networking Silicon
3.2.5
3.2.6
3.2.7
14
Note: If the SMB is disconnected, then an external pull-up resistor should be used for these pins.
Error Reporting Signals (2)
Power Management Signals (3)
SMB Signals (3)
SERR#
PERR#
LAN_
PWR_GOOD
PME#
AUX_PWR
SMBCLK
SMBDATA
SMB_ALERT#/
LAN_PWR_
GOOD
Symbol
Symbol
Symbol
OD
STS
Type
I
OD
I
Type
TS
OD
TS
OD
TS
OD
Type
System Error. The System Error signal is used by the 82541(PI/GI/EI) controller to
report address parity errors. SERR# is open drain and is actively driven for a single PCI
clock when reporting the error.
Parity Error. The Parity Error signal is used by the 82541(PI/GI/EI) controller to report
data parity errors during all PCI transactions except by a Special Cycle. PERR# is
sustained tri-state and must be driven active by the 82541(PI/GI/EI) controller two data
clocks after a data parity error is detected. The minimum duration of PERR# is one
clock for each data phase a data parity error is present.
Power Good (Power-on Reset). The LAN_PWR_GOOD signal is used to indicate
that stable power is available for the 82541(PI/GI/EI). When the signal is low, the
82541(PI/GI/EI) holds itself in reset state and floats all PCI signals.
Power Management Event. The 82541(PI/GI/EI) device drives this signal low when
it receives a wake-up event and either the PME Enable bit in the Power Management
Control/Status Register or the Advanced Power Management Enable (APME) bit of
the Wake-up Control Register (WUC) is 1b.
Auxiliary Power. If the Auxiliary Power signal is high, then auxiliary power is
available and the 82541(PI/GI/EI) device should support the D3cold power state.
SMB Clock. The SMB Clock signal is an open drain signal for serial SMB
interface.
SMB Data. The SMB Data signal is an open drain signal for serial SMB
interface.
Multiplexed pin: SMB Alert, LAN Power Good. The SMB_ALERT# signal is
open drain for serial SMB interface. The signal acts as an interrupt pin of a slave
device on the SMBUS in TCO mode. (82559 mode).
In ASF mode, this signal acts as LAN_PWR_GOOD input.
Name and Function
Name and Function
Name and Function