SJA1000 NXP Semiconductors, SJA1000 Datasheet - Page 33
![](/photos/31/30/313048/28pin_sot117-1_sml.jpg)
SJA1000
Manufacturer Part Number
SJA1000
Description
Manufacturer
NXP Semiconductors
Datasheet
1.SJA1000.pdf
(68 pages)
Specifications of SJA1000
Data Rate
1000Kbps
Number Of Transceivers
1
Power Down Mode
Sleep
Standard Supported
CAN 2.0B
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Package Type
PDIP
Supply Current
15mA
Operating Temperature (max)
125C
Operating Temperature (min)
-40C
Operating Temperature Classification
Automotive
Mounting
Through Hole
Pin Count
28
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SJA1000
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
SJA1000N
Manufacturer:
NXP
Quantity:
5 510
Part Number:
SJA1000N
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SJA1000T
Manufacturer:
NXP
Quantity:
20 000
Part Number:
SJA1000T SJ
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SJA1000T/N1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
SJA1000T/N1,118
Manufacturer:
XILINX
Quantity:
125
Philips Semiconductors
Note
1. The receive interrupt enable bit has direct influence to the receive interrupt bit and the external interrupt output INT.
6.4.8
This register contains information about the bit position of losing arbitration. The arbitration lost capture register appears
to the CPU as a read only memory. Reserved bits are read as logic 0.
Table 17 Bit interpretation of the arbitration lost capture register (ALC); CAN address 11
On arbitration lost, the corresponding arbitration lost interrupt is forced, if enabled. At the same time, the current bit
position of the bit stream processor is captured into the arbitration lost capture register. The content within this register
is fixed until the users software has read out its contents once. The capture mechanism is then activated again.
The corresponding interrupt flag located in the interrupt register is cleared during the read access to the interrupt register.
A new arbitration lost interrupt is not possible until the arbitration lost capture register is read out once.
2000 Jan 04
handbook, full pagewidth
ALC.7 to
ALC.5
ALC.4
ALC.3
ALC.2
ALC.1
ALC.0
Stand-alone CAN controller
If RIE is cleared, the external INT pin will become HIGH immediately, if there is no other interrupt pending.
BIT
standard frame and
extended frame messages
extended frame
messages
A
RBITRATION
BITNO4
BITNO3
BITNO2
BITNO1
BITNO0
SYMBOL
L
OST
ID.17
13
reserved
bit number 4
bit number 3
bit number 2
bit number 1
bit number 0
C
APTURE REGISTER
ID.16 ID.15 ID.14 ID.13 ID.12 ID.11 ID.10 ID.9
14
start of frame
NAME
15
Fig.5 Arbitration lost bit number interpretation.
ID.28 ID.27 ID.26 ID.25 ID.24 ID.23 ID.22 ID.21 ID.20 ID.19 ID.18 SRTR IDE
00
16
01
17
(ALC)
02
18
For value and function see Table 18
03
19
33
04
20
05
21
VALUE
ID.8
06
22
ID.7
07
23
ID.6
08
24
ID.5
09
25
ID.4
10
26
ID.3
27
11
ID.2
12
28
FUNCTION
Product specification
ID.1
29
SJA1000
ID.0 RTR
30
MGK619
31