ICS8737AGI-11T IDT, Integrated Device Technology Inc, ICS8737AGI-11T Datasheet
ICS8737AGI-11T
Specifications of ICS8737AGI-11T
Related parts for ICS8737AGI-11T
ICS8737AGI-11T Summary of contents
Page 1
G D ENERAL ESCRIPTION The ICS8737I- low skew, high performance Differential-to-3.3V LVPECL ClockGenerator/Divider. The ICS8737I-11 has two selectable clock inputs. The CLK, nCLK pair can acceptmost standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, ...
Page 2
ABLE IN ESCRIPTIONS ...
Page 3
T 3A ABLE ONTROL NPUT UNCTION ...
Page 4
BSOLUTE AXIMUM ATINGS Supply Voltage Inputs Outputs Continuous Current Surge Current Package Thermal Impedance, JA Storage Temperature, T STG T 4A ABLE OWER UPPLY HARACTERISTICS S y ...
Page 5
T 4D. LVPECL DC C ABLE HARACTERISTICS ...
Page 6
P ARAMETER LVPECL V EE -1.3V ± 0.165V 3. UTPUT OAD EST IRCUIT nQx Q x nQy sk( UTPUT KEW 80% Clock 20% Outputs ...
Page 7
IRING THE IFFERENTIAL NPUT TO Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF ~ V generated by the bias resistors R1, R2 and C1. This bias ...
Page 8
ECOMMENDATIONS FOR NUSED I : NPUTS CLK/nCLK I : NPUT For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection ...
Page 9
This section provides information on power dissipation and junction temperature for the ICS8737I-11. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS8737I-11 is the sum of the core power plus the power ...
Page 10
Calculations and Equations. LVPECL output driver circuit and termination are shown in Figure 4. F IGURE T o calculate worst case power dissipation into the load, use the following equations which assume a 50 load, and a termination voltage ...
Page 11
ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second ...
Page 12
ACKAGE UTLINE UFFIX FOR T ABLE Reference Document: JEDEC Publication 95, MO-153 8737AGI- 3.3V LVPECL C IFFERENTIAL TO TSSOP EAD ACKAGE IMENSIONS ...
Page 13
ABLE RDERING NFORMATION ...
Page 14
" ...
Page 15
We’ve Got Your Timing Solution. 6024 Silver Creek Valley Road San Jose, CA 95138 © 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of ...