M4A3-256/128-10YC LATTICE SEMICONDUCTOR, M4A3-256/128-10YC Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
M4A3-256/128-10YC
Manufacturer Part Number
M4A3-256/128-10YC
Description
CPLD ispMACH™ 4A Family 10K Gates 256 Macro Cells 83.3MHz/118MHz EECMOS Technology 3.3V 208-Pin PQFP Tray
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet
1.M4A5-6432-10JNC.pdf
(62 pages)
Specifications of M4A3-256/128-10YC
Package
208PQFP
Family Name
ispMACHÂ 4A
Device System Gates
10000
Number Of Macro Cells
256
Maximum Propagation Delay Time
10 ns
Number Of User I/os
128
Typical Operating Supply Voltage
3.3 V
Maximum Operating Frequency
83.3|118 MHz
Number Of Product Terms Per Macro
20
Operating Temperature
0 to 70 °C
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M4A3-256/128-10YC
Manufacturer:
LATTICE
Quantity:
368
Company:
Part Number:
M4A3-256/128-10YC
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
BLOCK DIAGRAM – M4A3-384/160, M4A3-384/192
34
Detail A
Block C
Block F
Block G
Block J
16
16
16
16
24
24
24
24
16
16
16
16
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
Output Switch
AND Logic Array
Output Switch
Output Switch
AND Logic Array
Output Switch
AND Logic Array
Macrocells
Macrocells
Macrocells
Macrocells
I/O Cells
Matrix
I/O Cells
I/O Cells
Matrix
I/O Cells
Matrix
72 X 90
Matrix
72 X 90
Block K
Block B
72 X 90
72 X 90
16
16
16
16
8
8
8
8
8
36
8
36
36
16
16
8
36
16
16
8
8
8
8
8
4
4
4
4
4
4
4
4
4
4
4
4
Block D
Block E
Block H
Block I
16
16
16
16
24
24
24
24
16
16
16
16
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
AND Logic Array
Output Switch
AND Logic Array
AND Logic Array
Output Switch
Output Switch
Output Switch
Macrocells
Macrocells
Macrocells
Macrocells
I/O Cells
I/O Cells
I/O Cells
Matrix
I/O Cells
Matrix
Matrix
72 X 90
Matrix
72 X 90
Block A
72 X 90
72 X 90
Block L
16
16
16
16
8
8
8
8
8
36
36
16
16
8
8
36
36
16
16
8
ispMACH 4A Family
8
8
8
8
4
4
4
4
4
4
4
4
4
4
4
4
Repeat Detail A
4
CLK0–CLK3
4
4
4
4
4
4
4
4
4
4
4
4
4
4
8
8
8
8
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
AND Logic Array
AND Logic Array
AND Logic Array
Output Switch
Output Switch
Output Switch
Output Switch
Block HX
I/O Cells
Macrocells
I/O Cells
Macrocells
72 X 90
72 X 90
Macrocells
I/O Cells
72 X 90
72 X 90
Macrocells
I/O Cells
Block M
16
16
36
36
16
16
16
16
36
36
16
16
Matrix
Matrix
8
8
8
8
Matrix
Matrix
8
8
8
8
16
16
16
16
24
24
24
24
16
16
16
16
Block EX
Block DX
Block AX
Block P
4
4
4
4
4
4
4
4
4
4
4
4
8
8
8
8
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
AND Logic Array
AND Logic Array
AND Logic Array
Output Switch
Output Switch
Output Switch
Output Switch
Block GX
I/O Cells
Macrocells
I/O Cells
I/O Cells
Macrocells
I/O Cells
Macrocells
72 X 90
72 X 90
Macrocells
72 X 90
72 X 90
Block N
16
16
36
36
16
16
16
16
36
36
16
16
Matrix
8
Matrix
8
8
Matrix
8
Matrix
8
8
8
8
16
16
16
16
24
24
24
24
16
16
16
16
Block FX
Block CX
Block BX
Block O
17466G-067