ISPLSI 5256VE-80LT100I LATTICE SEMICONDUCTOR, ISPLSI 5256VE-80LT100I Datasheet - Page 21
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
ISPLSI 5256VE-80LT100I
Manufacturer Part Number
ISPLSI 5256VE-80LT100I
Description
CPLD ispLSI® 5000VE Family 12K Gates 256 Macro Cells 80MHz EECMOS Technology 3.3V 100-Pin TQFP
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet
1.ISPLSI_5256VE-80LT100I.pdf
(24 pages)
Specifications of ISPLSI 5256VE-80LT100I
Package
100TQFP
Family Name
ispLSI® 5000VE
Device System Gates
12000
Number Of Macro Cells
256
Maximum Propagation Delay Time
15 ns
Number Of User I/os
72
Number Of Logic Blocks/elements
8
Typical Operating Supply Voltage
3.3 V
Maximum Operating Frequency
80 MHz
Number Of Product Terms Per Macro
35
Operating Temperature
-40 to 85 °C
ispLSI 5256VE 128-Pin TQFP (0.4mm Lead Pitch / 14.0mm x 14.0mm Body Size)
Pin Configuration
I/O 0/TOE
I/O 82
I/O 83
I/O 84
I/O 85
I/O 86
I/O 87
I/O 88
I/O 89
I/O 90
I/O 91
I/O 92
I/O 93
I/O 94
I/O 95
GND
GND
GND
I/O 1
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 7
VCC
TMS
VCC
VCC
I/O 8
TCK
TDI
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
ispLSI 5256VE
Top View
21
Specifications ispLSI 5256VE
128 TQFP/5256VE
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
VCC
I/O 56
I/O 55
I/O 54
I/O 53
I/O 52
I/O 51
I/O 50
I/O 49
I/O 48
VCC
RESET
VCCIO
TDO
GND
I/O 47
I/O 46
I/O 45
I/O 44
I/O 43
I/O 42
VCC
I/O 41
GND
I/O 40
I/O 39
I/O 38
I/O 37
I/O 36
GND
I/O 35
VCC