M25P20-VMN6PB NUMONYX, M25P20-VMN6PB Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
M25P20-VMN6PB
Manufacturer Part Number
M25P20-VMN6PB
Description
Flash Mem Serial-SPI 3.3V 2M-Bit 256K x 8 8ns 8-Pin SO N Tray
Manufacturer
NUMONYX
Datasheet
1.M25P20-VMN6TP.pdf
(54 pages)
Specifications of M25P20-VMN6PB
Package
8SO N
Cell Type
NOR
Density
2 Mb
Architecture
Sectored
Block Organization
Symmetrical
Typical Operating Supply Voltage
3.3 V
Sector Size
64KByte x 4
Timing Type
Synchronous
Operating Temperature
-40 to 85 °C
Interface Type
Serial-SPI
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M25P20-VMN6PB
Manufacturer:
MITSUBISHI
Quantity:
100
M25P20
Instructions
6.12
Release from Deep Power-down and Read Electronic
Signature (RES)
Once the device has entered the Deep Power-down mode, all instructions are ignored
except the Release from Deep Power-down and Read Electronic Signature (RES)
instruction. Executing this instruction takes the device out of the Deep Power-down mode.
The instruction can also be used to read, on Serial Data Output (Q), the 8-bit Electronic
Signature, whose value for the M25P20 is 11h.
Except while an Erase, Program or Write Status Register cycle is in progress, the Release
from Deep Power-down and Read Electronic Signature (RES) instruction always provides
access to the 8-bit Electronic Signature of the device, and can be applied even if the Deep
Power-down mode has not been entered.
Any Release from Deep Power-down and Read Electronic Signature (RES) instruction while
an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no
effect on the cycle that is in progress.
The device is first selected by driving Chip Select (S) Low. The instruction code is followed
by 3 dummy bytes, each bit being latched-in on Serial Data Input (D) during the rising edge
of Serial Clock (C). Then, the 8-bit Electronic Signature, stored in the memory, is shifted out
on Serial Data Output (Q), each bit being shifted out during the falling edge of Serial Clock
(C).
The instruction sequence is shown in
Figure
18.
The Release from Deep Power-down and Read Electronic Signature (RES) instruction is
terminated by driving Chip Select (S) High after the Electronic Signature has been read at
least once. Sending additional clock cycles on Serial Clock (C), while Chip Select (S) is
driven Low, cause the Electronic Signature to be output repeatedly.
When Chip Select (S) is driven High, the device is put in the Standby Power mode. If the
device was not previously in the Deep Power-down mode, the transition to the Standby
Power mode is immediate. If the device was previously in the Deep Power-down mode,
though, the transition to the Standby Power mode is delayed by t
, and Chip Select (S)
RES2
must remain High for at least t
(max), as specified in
Table
19. Once in the Standby
RES2
Power mode, the device waits to be selected, so that it can receive, decode and execute
instructions.
31/55