PSMN005-75B,118 NXP Semiconductors, PSMN005-75B,118 Datasheet - Page 3
![MOSFET N-CH 75V 75A D2PAK](/photos/5/31/53144/568-d2pak_sot404_sml.jpg)
PSMN005-75B,118
Manufacturer Part Number
PSMN005-75B,118
Description
MOSFET N-CH 75V 75A D2PAK
Manufacturer
NXP Semiconductors
Series
TrenchMOS™r
Datasheet
1.PSMN005-75B118.pdf
(13 pages)
Specifications of PSMN005-75B,118
Package / Case
D²Pak, TO-263 (2 leads + tab)
Mounting Type
Surface Mount
Power - Max
230W
Fet Type
MOSFET N-Channel, Metal Oxide
Gate Charge (qg) @ Vgs
165nC @ 10V
Vgs(th) (max) @ Id
4V @ 1mA
Current - Continuous Drain (id) @ 25° C
75A
Drain To Source Voltage (vdss)
75V
Fet Feature
Standard
Rds On (max) @ Id, Vgs
5 mOhm @ 25A, 10V
Minimum Operating Temperature
- 55 C
Configuration
Single
Transistor Polarity
N-Channel
Resistance Drain-source Rds (on)
0.005 Ohm @ 10 V
Drain-source Breakdown Voltage
75 V
Gate-source Breakdown Voltage
20 V
Continuous Drain Current
75 A
Power Dissipation
230000 mW
Maximum Operating Temperature
+ 175 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
934057043118::PSMN005-75B /T3::PSMN005-75B /T3
NXP Semiconductors
4. Limiting values
Table 4.
In accordance with the Absolute Maximum Rating System (IEC 60134).
PSMN005-75B_1
Product data sheet
Symbol
V
V
V
I
I
P
T
T
V
Source-drain diode
I
I
Avalanche ruggedness
E
I
D
DM
S
SM
DS(AL)S
Fig 1.
stg
j
DS
DGR
GS
tot
GSM
DS(AL)S
120
(%)
I
der
80
40
0
function of mounting base temperature
Normalized continuous drain current as a
0
Limiting values
Parameter
drain-source voltage
drain-gate voltage
gate-source voltage
drain current
peak drain current
total power dissipation
storage temperature
junction temperature
peak gate-source
voltage
source current
peak source current
non-repetitive
drain-source avalanche
energy
non-repetitive
drain-source avalanche
current
50
100
Conditions
T
T
V
V
t
T
pulsed; t
T
t
V
unclamped; t
V
T
p
p
150
j
j
mb
mb
j(init)
GS
GS
GS
GS
≤ 10 µs; pulsed; T
≤ 10 µs; pulsed; T
≥ 25 °C; T
≤ 175 °C; T
= 25 °C; see
= 25 °C
= 10 V; T
= 10 V; T
= 10 V; T
= 10 V; V
T
= 25 °C; unclamped
mb
03ah89
(°C)
p
≤ 50 µs; δ 25 %; T
Rev. 01 — 16 November 2009
200
j
p
≤ 175 °C
j
mb
mb
j(init)
sup
= 0.1 ms; R
≥ 25 °C; R
= 100 °C; see
= 25 °C; see
= 15 V; R
Figure 2
= 25 °C; I
mb
mb
N-channel TrenchMOS SiliconMAX standard level FET
= 25 °C; see
= 25 °C
GS
Fig 2.
GS
GS
D
= 20 kΩ
j
= 50 Ω
= 75 A; V
≤ 150 °C
P
= 50 Ω;
Figure 1
(%)
der
Figure 1
120
80
40
0
function of mounting base temperature
Normalized total power dissipation as a
0
Figure 3
and
sup
= 15 V;
3
50
PSMN005-75B
100
Min
-
-
-20
-
-
-
-
-55
-55
-30
-
-
-
-
150
© NXP B.V. 2009. All rights reserved.
T
mb
Max
75
75
20
75
75
400
230
175
175
30
75
400
500
75
03aa16
(°C)
200
Unit
V
V
V
A
A
A
W
°C
°C
V
A
A
mJ
A
3 of 13