E-STE10/100A STMicroelectronics, E-STE10/100A Datasheet - Page 69

no-image

E-STE10/100A

Manufacturer Part Number
E-STE10/100A
Description
Telecom ICs PCI Ethernet Contlr
Manufacturer
STMicroelectronics
Datasheet

Specifications of E-STE10/100A

Mounting Style
SMD/SMT
Package / Case
PQFP-128
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
STE10/100A
Table 14.
TDES2
TDES3
21-11
28,27
31~0
31~0
10-0
Bit#
29
26
25
24
23
22
Transmit descriptor description (continued)
Name
TBS2
TBS1
TCH
DPD
TER
BA1
BA2
AC
FS
---
---
First descriptor
Reserved
Disable add CRC function
End of ring
2nd address chain. Indicates that the buffer 2 address is the next descriptor
address
Disable padding function
Reserved
Buffer 2 size
Buffer 1 size
Buffer address 1. No alignment limitations imposed on the transmission
buffer address.
Buffer address 2. No alignment limitations imposed on the transmission
buffer address.
Registers and descriptors description
Description
69/82

Related parts for E-STE10/100A