STA304 STMicroelectronics, STA304 Datasheet - Page 13

• Manufacturer Part Number: STA304
• Description: Audio DSPs Digital Audio Proc
• Manufacturer: STMicroelectronics

Specifications of STA304

• Mounting Style: SMD/SMT
• Package / Case: TQFP-44
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

STA304
This interface support 4 sampling frequencies, according to the Variable and Double Rate Audio Codec `97
specification. The following table summarize the slot usage for each one the these frequencies:
* Slots 3, 4 and 6 are always requested. Slots 10, 11 and 12 are requested only when needed.
The following table summarize the different input possibilities:
* In this configuration the BYPASS is always active, regardless SRC_Bypass bit in reg. 5Ah
8.0 PLL
In order to generate the internal 49.152 MHz clock a low-jitter PLL has been included in the device. It can be config-
ured to work either with a multiplication factor of x8 or x2, in order to fit an external frequency reference of 6.144 MHz
or, respectively, 24.576 MHz. This could be useful when the device is configured to work in AC`97 slave mode where
the master clock is 24.576 MHz. To select the multiplication factor the PLL_Factor bit can be used.
Using the PLL_Bypass bit the PLL section can be bypassed, allowing direct connection of the internal clock to
the XTI pin. When this option is selected an external frequency of 49.152 MHz should be provided to the device.
In this condition the PLL is automatically powered-down.
9.0 POWERDOWN MANAGEMENT
The powerdown capability and its logic behaviour is shown in Figure 7 - Powerdown management . Basically
there are three powerdown requests which comes from the extern of the device and will cause a different pow-
erdown condition:
-
-
-
13/31
88.2 *
Freq.
44.1
I2S (Master)
48
96
Input from
I2S (Slave)
S/PDIF
AC`97
AC`97
AC`97
AC`97
External PWDN pin – this signal will turn-off the device which, as a consequence, will enter the power-
down mode (all the device clocks are stopped). The device will exit this state as soon as the PWDN pin
is deasserted.
PR5 bit (reg. 26h, bit 13) – Setting this bit will cause a partial powerdown of the device: infact all the clocks
will be suspended, except that used to keep the AC97 and I2C cells alive. In this way, using either of these
input interfaces, it’ll be possible to resume from this state simply resetting the PR5 bit.
EAPD bit (reg.26h, bit 15) – The External Amplifier PowerDown bit controls the state of the related pin
(EAPD) which, in turn, is used to switch off the external power chip.
Slot 3
Left
Left
Left
Left
Channels
Slot 4
Right
Right
Right
Right
4
4
2
6
3
4
3
Center
Center
Center
Slot 6
Available Freq. (KHz)
Slot 7
Surr.L
Surr.L
44.1 (VRA)
88.2 (VRA)
32..96
32..96
48
48
96
Surr.R
Surr.R
Slot 8
Slot 9
LFE
Bypass
Yes *
Yes
No
No
No
No
No
Left (n+1)
Left (n+1)
Slot 10
Bypass is user selectable
Left, Right, SL, SR, Center, LFE
Left, Right, Center
Left, Right, SL, SR
Left, Right, Center
Right (n+1)
Right (n+1)
Slot 11
Notes
Center (n+1)
Center (n+1)
Slot 12