CYII4SE6600AB-QFCH Cypress Semiconductor Corp, CYII4SE6600AB-QFCH Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CYII4SE6600AB-QFCH
Manufacturer Part Number
CYII4SE6600AB-QFCH
Description
IMAGE SENSOR 6.6 MP CMOS
Manufacturer
Cypress Semiconductor Corp
Type
CMOS Imagingr
Datasheet
1.CYII4SE6600AB-QFCH.pdf
(34 pages)
Specifications of CYII4SE6600AB-QFCH
Pixel Size
3.5µm x 3.5µm
Active Pixel Array
2210H x 3002V
Frames Per Second
5
Voltage - Supply
2.5V, 3.3V
Package / Case
68-LCC, 68-PLCC
Package
68CLCC
Image Size
2210x3002 Pixels
Color Sensing
Color
Operating Temperature
-30 to 65 °C
Operating Supply Voltage
2.5 to 3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Basic Frame and Line Timing
The basic frame and line timing of the IBIS4-6600 sensor is shown in
The pulse width of Y_CLOCK must be a minimum of one clock cycle and three clock cycles for Y_START. As long as Y_CLOCK is
applied, the sequencer stays in a suspended state.
Both EOF and EOL can be tied to Y_START (EOF) and Y_CLOCK (EOL) if both signals are delayed with at least 2 SYS_CLOCK
periods to let the sensor run automatically.
Document Number: 001-02366 Rev. *G
T1
T2
T3
T4
Row blanking time: During this period, the X-sequencer generates the control signals to sample the pixel signal and pixel
reset levels, and start the readout of one line. It depends on the granularity of the X-sequencer clock (see
Pixels counted by pixel counter until the value of Nrof_pixels register is reached. Pixel_valid goes high when the internal
X_sync signal is generated. In other words, when the readout of the pixels is started. Pixel_valid goes low when the pixel
counter reaches the value loaded in the Nrof_pixels register. Eol goes high Sys_clock cycle after the falling edge of Pixel_valid.
EOF goes high when the line counter reaches the value loaded in the NROF_LINES register and the line is read (PIXEL_VALID
goes low).
The time delay between successive Y_CLOCK pulses needs to be equal to avoid any horizontal illumination (integration)
discrepancies in the image.
Figure 23. Basic Frame and Line Timing
Figure
23.
IBIS4-6600 CYII4SM6600AB
Table 12
Page 24 of 34
on page 20).
[+] Feedback