CYII4SE6600AB-QFCH Cypress Semiconductor Corp, CYII4SE6600AB-QFCH Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CYII4SE6600AB-QFCH
Manufacturer Part Number
CYII4SE6600AB-QFCH
Description
IMAGE SENSOR 6.6 MP CMOS
Manufacturer
Cypress Semiconductor Corp
Type
CMOS Imagingr
Datasheet
1.CYII4SE6600AB-QFCH.pdf
(34 pages)
Specifications of CYII4SE6600AB-QFCH
Pixel Size
3.5µm x 3.5µm
Active Pixel Array
2210H x 3002V
Frames Per Second
5
Voltage - Supply
2.5V, 3.3V
Package / Case
68-LCC, 68-PLCC
Package
68CLCC
Image Size
2210x3002 Pixels
Color Sensing
Color
Operating Temperature
-30 to 65 °C
Operating Supply Voltage
2.5 to 3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Table 10. List of Internal Registers (continued)
Document Number: 001-02366 Rev. *G
2 (0010)
3 (0011)
4 (0100)
5 (0101)
6 (0110)
7 (0111)
8 (1000)
9 (1001)
10 (1010) 7:0
11 (1011)
Register
11:0
11:0
7:0
0:3
4:7
6:0
7:0
7:0
1:0
4:2
7:5
9:0
3:0
4
5
6
7:9
7:0
7:0
Bit
NROF_LINES
INT_TIME
DELAY
DELAY_PIX_VALID
DELAY_EOL/EOF
X_REG
Y_REG
IMAGE CORE
register
TEST_mode
X_SUBSAMPLE
Y_SUBSAMPLE
AMPLIFIER register
GAIN<3:0>
UNITY
ONE_OUT
STANDBY
DELAY_CLK_AMP
DAC_RAW_REG
DAC_FINE_REG
DAC_DARK_REG
Name
Number of lines to count (Y direction)
Max. 3014 (3002 real + 12 dummy pixels)
Default value <11:0>:"101111000110"
Integration time
Default value <11:0>:"000000000001"
Delay of sequencer pulses
Default value <7:0>:"00000011"
Delay of PIX_VALID pulse
Delay of EOL/EOF pulses
X start position (0 to 98)
Default value <6:0>:"0000000"
Y start position (0 to 137)
Default value <7:0>:"00000000"
Default value <7:0>:"00000000"
LSB: odd, MSB: even
0 = normal operation
sub sampling mode in X-direction
sub sampling mode in X-direction
Default value <9:0>:"0000010000"
Output amplifier gain setting
0 = gain setting by GAIN<3:0>
1 = unity gain setting
0 = two analog outputs
1 = multiplexing to one output (out_1)
0 = normal operation
1 = amplifier in standby mode
Delay of pixel clock to output amplifier
Amplifier DAC raw offset
Default value <7:0>:"10000000"
Amplifier DAC fine offset
Default value <7:0>:"10000000"
DAC dark reference on output bus
Default value <7:0>:"10000000"
Description
IBIS4-6600 CYII4SM6600AB
Page 18 of 34
[+] Feedback