CYII4SE6600AB-QFCH Cypress Semiconductor Corp, CYII4SE6600AB-QFCH Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CYII4SE6600AB-QFCH
Manufacturer Part Number
CYII4SE6600AB-QFCH
Description
IMAGE SENSOR 6.6 MP CMOS
Manufacturer
Cypress Semiconductor Corp
Type
CMOS Imagingr
Datasheet
1.CYII4SE6600AB-QFCH.pdf
(34 pages)
Specifications of CYII4SE6600AB-QFCH
Pixel Size
3.5µm x 3.5µm
Active Pixel Array
2210H x 3002V
Frames Per Second
5
Voltage - Supply
2.5V, 3.3V
Package / Case
68-LCC, 68-PLCC
Package
68CLCC
Image Size
2210x3002 Pixels
Color Sensing
Color
Operating Temperature
-30 to 65 °C
Operating Supply Voltage
2.5 to 3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Assume that V
Externally, the output range of DAC_raw can be changed by connecting a resistor Rcal to RCAL_DAC_OUT and applying a voltage
V
Special case:
R
Rcal = 0, Vcal = GND ............................. then V
A similar relation holds for the output range of DAC_DARK (RCAL_DAC_DARK can be used to tune the output range of this DAC).
Analog to Digital Converter
The IBIS4-6600 has a two 10-bit flash analog digital converters. The ADCs are electrically separated from the image sensor. The
inputs of the ADC must be tied externally to the outputs of the output amplifiers. One ADC samples the even columns and the other
samples the odd columns. Alternatively, one ADC can also sample all the pixels.
Table 5. ADC Specifications
Setting the ADC Reference Voltages
Figure 12. ADC Resistor Ladder
Document Number: 001-02366 Rev. *G
Input Range
Quantization
Nominal Data Rate
DNL(Linear Conversion Mode)
INL (Linear Conversion Mode)
Input Capacitance
Conversion Law
VHIGH_ADC ~ 1.5V
VLOW_ADC ~ 0.42V
cal
cal
. The output voltage V
= then V
out
outfull
VDDA_ADC
= V
GND
outfull
Parameter
is the voltage that depends on the bit values that are applied to the DAC and ranges from:
V
outfull
(for example, for DAC_fine)
out
RADC = 577 Ohm
0 :
of DAC_raw follows the relation (R = 10 k).
(
bit
150 Ohm (ESD)
277 Ohm
150 Ohm (ESD)
values
V
out
00000000
High reference voltage
Low reference voltage
used by ADC
used by ADC
out
Set by External Resistors
(Refer the section
10 Bits
20 Msamples/s
Typ. < 0.4 LSB RMS
Typ. < 3.5 LSB
< 2 pF
Linear/Gamma corrected
Internal
= V
2
R
)
R
outfull
R
/2
R
cal
VDDA
cal
V
outfull
1 (
The internal resistance has a value of approximately 577 . Only
277 of this internal resistance is actually used as reference for
the internal ADC. This causes the actual ADC voltage range to
become half of the voltage difference between VHIGH_ADC and
VLOW_ADC. This results in the values listed
external resistors.
Table 6. ADC Resistor Values
RVHIGH_ADC
RInternal
RVLOWADC
Setting the ADC Reference
2
Specification
1
8
Resistor
)
2
(
R
bit
values
R
R
cal
IBIS4-6600 CYII4SM6600AB
11111111
V
cal
Value ()
Voltages)
)
560
577
220
Table 6
Page 11 of 34
for the
[+] Feedback