EPM7160STC100-6N Altera, EPM7160STC100-6N Datasheet - Page 2
![MAX 7000/S/AE/B](/photos/37/16/371667/544-100-tqfp_sml.jpg)
EPM7160STC100-6N
Manufacturer Part Number
EPM7160STC100-6N
Description
MAX 7000/S/AE/B
Manufacturer
Altera
Datasheet
1.EPM7160STC100-6N.pdf
(66 pages)
Specifications of EPM7160STC100-6N
Family Name
MAX 7000S
Memory Type
EEPROM
# Macrocells
160
Number Of Usable Gates
3200
Frequency (max)
166.7MHz
Propagation Delay Time
6ns
Number Of Logic Blocks/elements
10
# I/os (max)
84
Operating Supply Voltage (typ)
5V
In System Programmable
Yes
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
MAX 7000 Programmable Logic Device Family Data Sheet
...and More
Features
2
Usable gates
Macrocells
Logic array
blocks
Maximum
user I/O pins
t
t
t
t
f
PD
SU
FSU
CO1
CNT
Table 2. MAX 7000S Device Features
Feature
(ns)
(ns)
(ns)
(MHz)
(ns)
EPM7032S
175.4
600
2.9
2.5
3.2
32
36
2
5
■
■
■
■
■
■
■
■
■
EPM7064S
Open-drain output option in MAX 7000S devices
Programmable macrocell flipflops with individual clear, preset,
clock, and clock enable controls
Programmable power-saving mode for a reduction of over 50% in
each macrocell
Configurable expander product-term distribution, allowing up to
32 product terms per macrocell
44 to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic
pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat
pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages
Programmable security bit for protection of proprietary designs
3.3-V or 5.0-V operation
–
–
Enhanced features available in MAX 7000E and MAX 7000S devices
–
–
–
–
–
Software design support and automatic place-and-route provided by
Altera’s development system for Windows-based PCs and Sun
SPARCstation, and HP 9000 Series 700/800 workstations
1,250
175.4
2.9
2.5
3.2
64
68
4
5
MultiVolt
interface with 3.3-V or 5.0-V devices (MultiVolt I/O operation is
not available in 44-pin packages)
Pin compatible with low-voltage MAX 7000A and MAX 7000B
devices
Six pin- or logic-driven output enable signals
Two global clock signals with optional inversion
Enhanced interconnect resources for improved routability
Fast input setup times provided by a dedicated path from I/O
pin to macrocell registers
Programmable output slew-rate control
EPM7128S
TM
2,500
147.1
128
100
I/O interface operation, allowing devices to
3.4
2.5
8
6
4
EPM7160S
3,200
149.3
160
104
3.4
2.5
3.9
10
6
EPM7192S
3,750
125.0
192
124
7.5
4.1
4.7
12
3
Altera Corporation
EPM7256S
5,000
128.2
256
164
7.5
3.9
4.7
16
3