EP9307-CRZR Cirrus Logic Inc, EP9307-CRZR Datasheet - Page 10

• Manufacturer Part Number: EP9307-CRZR
• Description: IC Universal Platform ARM9 SOC Prcessor
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9307-CRZR

• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 14
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 272-LFBGA
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9307A-Z
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: Q5809834A

EP9307
ARM9 SOC with Ethernet, USB, Display and Touchscreen
Real-Time Clock with Software Trim
The software trim feature on the real time clock (RTC)
provides software controlled digital compensation of the
32.768 KHz input clock. This compensation is accurate to
±1.24 sec/month.
PLL and Clocking
The Processor and the Peripheral Clocks operate from a
single 14.7456 MHz crystal.
The Real Time Clock operates from a 32.768 KHz
external oscillator.
Timers
The Watchdog Timer ensures proper operation by
requiring periodic attention to prevent a reset-on-time-
out.
Two 16-bit timers operate as free running down-counters
or as periodic timers for fixed interval interrupts and have
a range of 0.03 ms to 4.27 seconds.
One 32-bit timer, plus a 6-bit prescale counter, has a
range of 0.03 μs to 73.3 hours.
One 40-bit debug timer, plus a 6-bit prescale counter, has
a range of 1.0 μs to 12.7 days.
Interrupt Controller
The interrupt controller allows up to 62 interrupts to
generate an Interrupt Request (IRQ) or Fast Interrupt
Request (FIQ) signal to the processor core. Thirty-two
hardware priority assignments are provided for assisting
IRQ vectoring, and two levels are provided for FIQ
vectoring. This allows time critical interrupts to be
processed in the shortest time possible. Internal
interrupts may be programmed as active high or active
10
RTCXTALI
RTCXTALO
XTALI
XTALO
VDD_PLL
GND_PLL
Note:
Pin Mnemonic
Pin Mnemonic
Table K. Real-Time Clock with Pin Assignments
A real time clock must be connected to RTCXTALI or
the EP9307 device will not boot.
Table L. PLL and Clocking Pin Assignments
Real-Time Clock Oscillator Input
Real-Time Clock Oscillator Output
Main Oscillator Input
Main Oscillator Output
Main Oscillator Power
Main Oscillator Ground
Pin Name - Description
Pin Name - Description

Copyright 2010 Cirrus Logic (All Rights Reserved)
low level sensitive inputs. GPIO pins programmed as
interrupts may be programmed as active high level
sensitive, active low level sensitive, rising edge triggered,
falling edge triggered, or combined rising/falling edge
triggered.
•
•
•
•
•
Dual LED Drivers
Two pins are assigned specifically to drive external
LEDs.
General Purpose Input/Output (GPIO)
The 14 EGPIO pins may each be configured individually
as an output, an input, or an interrupt input.
There are 22 pins that may alternatively be used as input,
output, or open-drain pins, but do not support interrupts.
These pins are:
6 pins may alternatively be used as inputs only:
2 pins may alternatively be used as outputs only:
INT[2:0]
GRLED
REDLED
Pin Mnemonic
Supports 64 interrupts from a variety of sources (such
as UARTs, GPIO, and key matrix)
Routes interrupt sources to either the ARM920T’s
IRQ or FIQ (Fast IRQ) inputs
Three dedicated off-chip interrupt lines operate as
active high level sensitive interrupts
Any of the 16 GPIO lines maybe configured to
generate interrupts
Software supported priority mask for all FIQs and
IRQs
Pin Mnemonic
Table M. External Interrupt Controller Pin Assignment
• Key Matrix ROW[7:0], COL[7:0]
• Ethernet MDIO
• Both LED Outputs
• Two-wire Clock and Data
• GGPIO[2]
• HGPIO[7:2]
• CTSn, DSRn/DCDn
• 4 Interrupt Lines
• RTSn
• ARSTn
Table N. Dual LED Pin Assignments
Green LED
Red LED
Description
Pin Name -
External Interrupts 2, 1, 0
Pin Name - Description
General Purpose I/O
General Purpose I/O
Alternative Usage
DS667F2