DSPIC33FJ32MC204-E/ML Microchip Technology, DSPIC33FJ32MC204-E/ML Datasheet - Page 314
![16-bit DSC, 32KB Flash,Motor,40 MIPS,nanoWatt 44 QFN 8x8x0.9mm TUBE](/photos/6/81/68122/150-44-qfn_sml.jpg)
DSPIC33FJ32MC204-E/ML
Manufacturer Part Number
DSPIC33FJ32MC204-E/ML
Description
16-bit DSC, 32KB Flash,Motor,40 MIPS,nanoWatt 44 QFN 8x8x0.9mm TUBE
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheets
1.DSPIC33FJ32MC202-IMM.pdf
(320 pages)
2.DSPIC33FJ32MC202-IMM.pdf
(14 pages)
3.DSPIC33FJ32MC202-IMM.pdf
(14 pages)
Specifications of DSPIC33FJ32MC204-E/ML
Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, Motor Control PWM, QEI, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 9x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
44-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DV164033 - KIT START EXPLORER 16 MPLAB ICD2DM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304
H
High Temperature Electrical Characteristics..................... 271
I
I/O Ports ............................................................................ 119
I
I
In-Circuit Debugger ........................................................... 217
In-Circuit Emulation........................................................... 211
In-Circuit Serial Programming (ICSP) ....................... 211, 217
Input Capture .................................................................... 153
Input Change Notification.................................................. 120
Instruction Addressing Modes............................................. 48
Instruction Set
Instruction-Based Power-Saving Modes ........................... 113
Interfacing Program and Data Memory Spaces .................. 53
Internal RC Oscillator
Internet Address................................................................ 303
Interrupt Control and Status Registers................................ 75
Interrupt Setup Procedures ............................................... 101
Interrupt Vector Table (IVT) ................................................ 71
Interrupts Coincident with Power Save Instructions.......... 114
J
JTAG Boundary Scan Interface ........................................ 211
JTAG Interface .................................................................. 217
M
Memory Organization.......................................................... 31
Microchip Internet Web Site .............................................. 303
Modulo Addressing ............................................................. 50
Motor Control PWM........................................................... 159
Motor Control PWM Module
DS70283H-page 314
2
2
C
C Module
Parallel I/O (PIO)....................................................... 119
Write/Read Timing .................................................... 120
Addresses ................................................................. 186
Operating Modes ...................................................... 185
Registers ................................................................... 185
Software Controlled Clock Stretching (STREN = 1).. 186
I2C1 Register Map ...................................................... 41
Registers ................................................................... 154
File Register Instructions ............................................ 48
Fundamental Modes Supported.................................. 49
MAC Instructions......................................................... 49
MCU Instructions ........................................................ 48
Move and Accumulator Instructions ............................ 49
Other Instructions........................................................ 49
Overview ................................................................... 222
Summary................................................................... 219
Idle ............................................................................ 114
Sleep ......................................................................... 113
Use with WDT ........................................................... 216
IECx ............................................................................ 75
IFSx............................................................................. 75
INTCON1 .................................................................... 75
INTCON2 .................................................................... 75
IPCx ............................................................................ 75
Initialization ............................................................... 101
Interrupt Disable........................................................ 101
Interrupt Service Routine .......................................... 101
Trap Service Routine ................................................ 101
Applicability ................................................................. 51
Operation Example ..................................................... 50
Start and End Address ................................................ 50
W Address Register Selection .................................... 50
2-Output Register Map................................................ 40
MPLAB ASM30 Assembler, Linker, Librarian ................... 228
MPLAB Integrated Development Environment Software.. 227
MPLAB PM3 Device Programmer .................................... 230
MPLAB REAL ICE In-Circuit Emulator System ................ 229
MPLINK Object Linker/MPLIB Object Librarian ................ 228
N
NVM Module
O
Open-Drain Configuration................................................. 120
Oscillator Configuration .................................................... 103
Output Compare ............................................................... 155
P
Packaging ......................................................................... 281
Peripheral Module Disable (PMD) .................................... 114
Pinout I/O Descriptions (table)............................................ 13
PMD Module
PORTA
PORTB
PORTC
Power-on Reset (POR)....................................................... 68
Power-Saving Features .................................................... 113
Program Address Space..................................................... 31
Program Memory
PWM Time Base............................................................... 162
Q
Quadrature Encoder Interface (QEI)................................. 173
Quadrature Encoder Interface (QEI) Module
R
Reader Response............................................................. 304
Registers
6-Output Register Map for dsPIC33FJ12MC202........ 40
Register Map .............................................................. 47
Details....................................................................... 282
Marking ..................................................................... 281
Register Map .............................................................. 47
Register Map for dsPIC33FJ32MC202....................... 45
Register
Register Map .............................................................. 46
Register
Clock Frequency and Switching ............................... 113
Construction ............................................................... 53
Data Access from Program Memory Using
Data Access from Program Memory
Data Access from, Address Generation ..................... 54
Memory Map............................................................... 31
Table Read Instructions
Visibility Operation ...................................................... 56
Interrupt Vector ........................................................... 32
Organization ............................................................... 32
Reset Vector ............................................................... 32
Register Map .............................................................. 41
AD1CHS0 (ADC1 Input Channel 0 Select ................ 209
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)... 207
AD1CON1 (ADC1 Control 1) .................................... 203
AD1CON2 (ADC1 Control 2) .................................... 205
AD1CON3 (ADC1 Control 3) .................................... 206
dsPIC33FJ16MC304 .......................................... 45
dsPIC33FJ16MC304 .......................................... 46
Program Space Visibility..................................... 56
Using Table Instructions ..................................... 55
TBLRDH ............................................................. 55
TBLRDL.............................................................. 55
Map
Map
for
© 2011 Microchip Technology Inc.
dsPIC33FJ32MC204
dsPIC33FJ32MC204
and
and