CRD42L51 Cirrus Logic Inc, CRD42L51 Datasheet - Page 62

no-image

CRD42L51

Manufacturer Part Number
CRD42L51
Description
Ref Bd Low-voltage Stereo Codec
Manufacturer
Cirrus Logic Inc
Datasheets
62
6.13
Note: The DATA_SEL[1:0] bits in reg09h must be set to ‘01’b to enable function control in this register.
6.14
Note: The DATA_SEL[1:0] bits in reg09h must be set to ‘01’b to enable function control in this register.
PCMMIXx
FREQ3
MUTE_
7
7
PCMX Mixer Volume Control:
PCMA (Address 10h) & PCMB (Address 11h)
PCMX Mixer Channel Mute (MUTE_PCMMIXX)
Default = 1
0 - Disabled
1 - Enabled
Function:
The PCM channel X input to the output mixer will mute when enabled. The muting function is affected by
the DACX Soft and Zero Cross bits (DACX_SZC[1:0]).
PCMX Mixer Volume Control (PCMMIXX_VOL[6:0])
Default: 000 0000
Function:
The level of the PCMX input to the output mixer can be adjusted in 0.5 dB increments as dictated by the
DACX Soft and Zero Cross bits (DACX_SZC[1:0]) from +12 to -51.5 dB. Levels are decoded as described
in the table above.
Beep Frequency & Timing Configuration (Address 12h)
Beep Frequency (FREQ[3:0])
Default: 0000
FREQ[3:0]
0000
0001
0010
0100
0011
Binary Code
001 1000
000 0000
001 1001
111 1111
111 1110
PCMMIXx_
FREQ2
···
···
VOL6
6
6
Fs = 12, 24, 48 or 96
Frequency
260.87 Hz
521.74 Hz
585.37 Hz
666.67 Hz
705.88 Hz
kHz
PCMMIXx_
FREQ1
VOL5
Volume Setting
5
5
+12.0 dB
-51.5 dB
-0.5 dB
-1.0 dB
0 dB
···
···
Pitch
PCMMIXx_
C4
C5
D5
E5
F5
FREQ0
VOL4
4
4
PCMMIXx_
ONTIME3
VOL3
3
3
PCMMIXx_
ONTIME2
VOL2
2
2
PCMMIXx_
ONTIME1
VOL1
1
1
CS42L51
PCMMIXx_
ONTIME0
DS679F1
VOL0
0
0

Related parts for CRD42L51