AD9512/PCBZ Analog Devices Inc, AD9512/PCBZ Datasheet - Page 14

• Manufacturer Part Number: AD9512/PCBZ
• Description: 800MHz Clock Distribution Eval Bd.
• Manufacturer: Analog Devices Inc

Specifications of AD9512/PCBZ

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9512
POWER
Table 9.
Parameter
POWER-UP DEFAULT MODE POWER DISSIPATION
POWER DISSIPATION
POWER DELTA
Full Sleep Power-Down
Power-Down (PDB)
CLK1, CLK2 Power-Down
Divider, DIV 2 − 32 to Bypass
LVPECL Output Power-Down (PD2, PD3)
LVDS Output Power-Down
CMOS Output Power-Down (Static)
CMOS Output Power-Down (Dynamic)
CMOS Output Power-Down (Dynamic)
Delay Block Bypass
Min
10
23
50
80
56
115
125
20
Typ
550
35
60
15
27
65
92
70
150
165
24
Rev. A | Page 14 of 48
Max
600
800
850
60
80
25
33
75
110
85
190
210
60
Unit
mW
mW
mW
mW
mW
mW
mW
mW
mW
mW
mW
mW
mW
Test Conditions/Comments
Power-up default state; does not include power
dissipated in output load resistors. No clock.
All outputs on. Three LVPECL outputs @ 800 MHz,
two CMOS out @ 62 MHz (5 pF load). Does not include
power dissipated in external resistors.
All outputs on. Three LVPECL outputs @ 800 MHz,
two CMOS out @ 125 MHz (5 pF load). Does not include
power dissipated in external resistors.
Maximum sleep is entered by setting 0Ah<1:0> = 01b
and 58h<4> = 1b. This powers off all band gap
references. Does not include power dissipated in
terminations.
Set FUNCTION pin for PDB operation by setting
58h<6:5> = 11b. Pull PDB low. Does not include
power dissipated in terminations.
For each divider.
For each output. Does not include dissipation
in termination (PD2 only).
For each output.
For each output. Static (no clock).
For each CMOS output, single-ended. Clocking at
62 MHz with 5 pF load.
For each CMOS output, single-ended. Clocking at
125 MHz with 5 pF load.
Vs. delay block operation at 1 ns fs with maximum
delay; output clocking at 25 MHz.