AD9512/PCBZ Analog Devices Inc, AD9512/PCBZ Datasheet - Page 12

• Manufacturer Part Number: AD9512/PCBZ
• Description: 800MHz Clock Distribution Eval Bd.
• Manufacturer: Analog Devices Inc

Specifications of AD9512/PCBZ

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9512
Parameter
DELAY BLOCK ADDITIVE TIME JITTER
1
SERIAL CONTROL PORT
Table 6.
Parameter
CSB, SCLK (INPUTS)
SDIO (WHEN INPUT)
SDIO, SDO (OUTPUTS)
TIMING
This value is incremental. That is, it is in addition to the jitter of the LVDS or CMOS output without the delay. To estimate the total jitter, the LVDS or CMOS output jitter
should be added to this value using the root sum of the squares (RSS) method.
100 MHz Output
Input Logic 1 Voltage
Input Logic 0 Voltage
Input Logic 1 Current
Input Logic 0 Current
Input Capacitance
Input Logic 1 Voltage
Input Logic 0 Voltage
Input Logic 1 Current
Input Logic 0 Current
Input Capacitance
Output Logic 1 Voltage
Output Logic 0 Voltage
Clock Rate (SCLK, 1/t
Pulse Width High, t
Pulse Width Low, t
SDIO to SCLK Setup, t
SCLK to SDIO Hold, t
SCLK to Valid SDIO and SDO, t
CSB to SCLK Setup and Hold, t
CSB Minimum Pulse Width High, t
Delay FS = 1 ns (1600 μA, 1C) Fine Adj. 00000
Delay FS = 1 ns (1600 μA, 1C) Fine Adj. 11111
Delay FS = 2 ns (800 μA, 1C) Fine Adj. 00000
Delay FS = 2 ns (800 μA, 1C) Fine Adj. 11111
Delay FS = 3 ns (800 μA, 4C) Fine Adj. 00000
Delay FS = 3 ns (800 μA, 4C) Fine Adj. 11111
Delay FS = 4 ns (400 μA, 4C) Fine Adj. 00000
Delay FS = 4 ns (400 μA, 4C) Fine Adj. 11111
Delay FS = 5 ns (200 μA, 1C) Fine Adj. 00000
Delay FS = 5 ns (200 μA, 1C) Fine Adj. 11111
Delay FS = 11 ns (200 μA, 4C) Fine Adj. 00000
Delay FS = 11 ns (200 μA, 4C) Fine Adj. 00100
PWL
PWH
DH
SCLK
DS
)
DV
S
, t
H
PWH
1
Min
2.0
2.0
2.7
16
16
2
1
6
2
3
Rev. A | Page 12 of 48
Min
2
2
Typ
110
10
10
Typ
0.61
0.73
0.71
1.2
0.86
1.8
1.2
2.1
1.3
2.7
2.0
2.8
Max
0.8
1
0.8
0.4
25
Max
Unit
V
V
μA
μA
pF
V
V
nA
nA
pF
V
V
MHz
ns
ns
ns
ns
ns
ns
ns
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
Test Conditions/Comments
Incremental additive jitter
Test Conditions/Comments
CSB and SCLK have 30 kΩ
internal pull-down resistors
1