AD8195ACPZ-R7 Analog Devices Inc, AD8195ACPZ-R7 Datasheet - Page 16

• Manufacturer Part Number: AD8195ACPZ-R7
• Description: Front Panel HDMI Buffer
• Manufacturer: Analog Devices Inc

Specifications of AD8195ACPZ-R7

• Function: Switch
• Circuit: 1 x 1:1
• Voltage Supply Source: Single Supply
• Voltage - Supply, Single/dual (±): 3 V ~ 3.6 V
• Current - Supply: 40mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 40-VFQFN, CSP Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD8195
and transferred over a single-ended transmission line that does
not need to have controlled impedance. The primary concern
with laying out the auxiliary lines is ensuring that they conform
to the I
loading.
TMDS Signals
In the HDMI/DVI standard, four differential pairs carry the
TMDS signals. In DVI, three of these pairs are dedicated to
carrying RGB video and sync data. For HDMI, audio data is
also interleaved with the video data; the DVI standard does not
incorporate audio information. The fourth high speed differential
pair is used for the AV data-word clock and runs at one-tenth
the speed of the TMDS data channels.
The four high speed channels of the AD8195 are identical.
No concession was made to lower the bandwidth of the fourth
channel for the pixel clock, so any channel can be used for any
TMDS signal. The user chooses which signal is routed over
which channel. Additionally, the TMDS channels are symmetric;
therefore, the p and n of a given differential pair are interchange-
able, provided the inversion is consistent across all inputs and
outputs of the AD8195. However, the routing between inputs
and outputs through the AD8195 is fixed. For example, Input
Channel 0 is always buffered to Output Channel 0, and so forth.
The AD8195 buffers the TMDS signals, and the input traces can
be considered electrically independent of the output traces. In
most applications, the quality of the signal on the input TMDS
traces is more sensitive to the PCB layout. Regardless of the data
being carried on a specific TMDS channel, or whether the
TMDS line is at the input or the output of the AD8195, all four
high speed signals should be routed on a PCB in accordance
with the same RF layout guidelines.
Layout for the TMDS Signals
The TMDS differential pairs can be either microstrip traces,
routed on the outer layer of a board, or stripline traces, routed
on an internal layer of the board. If microstrip traces are used,
there should be a continuous reference plane on the PCB layer
directly below the traces. If stripline traces are used, they must
be sandwiched between two continuous reference planes in the
PCB stack-up. Additionally, the p and n of each differential pair
must have a controlled differential impedance of 100 Ω. The
characteristic impedance of a differential pair is a function of
several variables, including the trace width, the distance separating
the two traces, the spacing between the traces and the reference
plane, and the dielectric constant of the PCB binder material.
Interlayer vias introduce impedance discontinuities that can
cause reflections and jitter on the signal path; therefore, it is
preferable to route the TMDS lines exclusively on one layer of the
board, particularly for the input traces. In addition, to prevent
2
C bus standard and do not have excessive capacitive
Rev. 0 | Page 16 of 20
unwanted signal coupling and interference, route the TMDS
signals away from other signals and noise sources on the PCB.
Both traces of a given differential pair must be equal in length
to minimize intrapair skew. Maintaining the physical symmetry
of a differential pair is integral to ensuring its signal integrity;
excessive intrapair skew can introduce jitter through duty cycle
distortion (DCD). The p and n of a given differential pair should
always be routed together in order to establish the required
100 Ω differential impedance. Enough space should be left
between the differential pairs of a given group so that the n of
one pair does not couple to the p of another pair. For example, one
technique is to make the interpair distance 4 to 10 times wider
than the intrapair spacing.
Any group of four TMDS channels (input or output) should have
closely matched trace lengths to minimize interpair skew. Severe
interpair skew can cause the data on the four different channels
of a group to arrive out of alignment with one another. A good
practice is to match the trace lengths for a given group of four
channels to within 0.05 inches on FR4 material.
The length of the TMDS traces should be minimized to reduce
overall signal degradation. Commonly used PCB material such
as FR4 is lossy at high frequencies, so long traces on the circuit
board increase signal attenuation, resulting in decreased signal
swing and increased jitter through intersymbol interference (ISI).
Controlling the Characteristic Impedance of a TMDS
Differential Pair
The characteristic impedance of a differential pair depends on a
number of variables, including the trace width, the distance
between the two traces, the height of the dielectric material
between the trace and the reference plane below it, and the
dielectric constant of the PCB binder material. To a lesser
extent, the characteristic impedance also depends upon the
trace thickness and the presence of solder mask.
There are many combinations that can produce the correct
characteristic impedance. It is generally required to work with
the PCB fabricator to obtain a set of parameters to produce the
desired results.
One consideration is how to guarantee a differential pair with
a differential impedance of 100 Ω over the entire length of the
trace. One technique is to change the width of the traces in a
differential pair based on how closely one trace is coupled to
the other. When the two traces of a differential pair are close
and strongly coupled, they should have a width that produces
a 100 Ω differential impedance. When the traces split apart to
go into a connector, for example, and are no longer so strongly
coupled, the width of the traces should be increased to yield a
differential impedance of 100 Ω in the new configuration.