MRF89XAM9A-I/RM Microchip Technology, MRF89XAM9A-I/RM Datasheet - Page 54

no-image

MRF89XAM9A-I/RM

Manufacturer Part Number
MRF89XAM9A-I/RM
Description
WiFi / 802.11 Modules & Development Tools 915MHz Sub-GHz Transceiver Mod
Manufacturer
Microchip Technology
Datasheet

Specifications of MRF89XAM9A-I/RM

Modulation Type
FSK, OOK
Data Rate Max
200Kbps
Sensitivity
-113dBm
Supply Voltage Range
2.1V To 3.6V
Module Interface
SPI, 4-Wire
Supply Current
25mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MRF89XAM9A-I/RM
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
MRF89XAM9A-I/RM
Manufacturer:
MICROCHI
Quantity:
20 000
2.20
2.20.1
REGISTER 2-29:
2.20.2
REGISTER 2-30:
DS70622B-page 54
MRF89XA
bit 7
R = Readable bit
-n = Value at POR
r = Reserved
bit 7
bit 6-0
bit 7
R = Readable bit
-n = Value at POR
r = Reserved
bit 7-0
MCHSTREN
R/W-0
R/W-0
Packet Configuration Registers
PAYLOAD CONFIGURATION
REGISTER DETAILS
NODE ADDRESS SET REGISTER
DETAILS
MCHSTREN: Manchester Encoding/Decoding Enable bit
1 = Enabled
0 = Disabled (default)
PLDPLEN<6:0>: Payload Packet Length bits
These bits indicate payload packet length. If Pkt_format = 0, payload length. If Pkt_format = 1, max
length in RX, not used in TX.
PLDPLEN<6:0> = 000000 (default)
NLADDR<7:0>: Node Local Address bits
These bits are to be set to configure the Node Local Address for filtering of received packets.
NLADDR<7:0> = 00h (default)
R/W-0
R/W-0
PLOADREG: PAYLOAD CONFIGURATION REGISTER
(ADDRESS:0x1C) (POR:0x00)
NADDSREG: NODE ADDRESS SET REGISTER (ADDRESS:0x1D) (POR:0x00)
W = Writable bit
‘1’ = Bit is set
W = Writable bit
‘1’ = Bit is set
R/W-0
R/W-0
R/W-0
R/W-0
Preliminary
NLADDR<7:0>
PLDPLEN<6:0>
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
R/W-0
R/W-0
R/W-0
R/W-0
© 2010 Microchip Technology Inc.
x = Bit is unknown
x = Bit is unknown
R/W-0
R/W-0
R/W-0
R/W-0
bit 0
bit 0

Related parts for MRF89XAM9A-I/RM