HV9982 Supertex, HV9982 Datasheet
HV9982
Available stocks
Related parts for HV9982
HV9982 Summary of contents
Page 1
... SKIP S1 S2 Supertex inc. General Description The HV9982 is a three-channel, closed loop, peak current mode PWM controller for driving a constant output current. It can be used for driving either RGB LEDs or multiple channels of white LEDs. The HV9982 includes a 40V linear regulator which provides an 8 ...
Page 2
... EN ≥ 2.0V; PWMD1 = PWMD2 = 4.5 mA PWMD3 = GND 160 kΩ 5. 12-40V HIGH; IN 8.25 V PWMD1 GATE1-3 = 1nF; DD CLK = 6MHz 6 falling rising DD < +85 C are guaranteed by design and characterization ● Tel: 408-222-8888 ● www.supertex.com HV9982 31 30 VDD3 FLT3 CS3 COMP3 FDBK3 REF3 OVP3 CLK ...
Page 3
... OVP falling ns --- 100mV overdrive to the current ns sense Ω Gate = Low - MHz 75pF capacitance at COMP pin - dB Output open 3.0 V --- V V --- DD μA/V --- 5.0 mV --- 1.0 nA --- - kHz F = 6.0MHz CLOCK - - --- - ns --- - ns --- - V --- 0.8 V --- < +85 C are guaranteed by design and characterization. O ● Tel: 408-222-8888 ● www.supertex.com HV9982 ...
Page 4
... Bordeaux Drive, Sunnyvale, CA 94089 4 Units Conditions ns 330pF capacitor at FAULT pin ns 330pF capacitor at FAULT pin ns --- - --- V REF = GND ns FDBK = 2 • REF + 0.1V - μA --- - V --- - V --- - 10nF RAMP - 1.0nF RAMP V --- < +85 C are guaranteed by design and characterization ● Tel: 408-222-8888 ● www.supertex.com HV9982 ...
Page 5
... Linear POR UVLO Regulator Shared circuitry CLKA PWMDA RAMP - SCDA FDA S Q Fault + R - DIS FC Shared circuitry ● 1235 Bordeaux Drive, Sunnyvale, CA 94089 5 PWMDA Blanking + CLKA PWMDA + - - 2 + Blanking PWMDA DIS HV9982 ● Tel: 408-222-8888 ● www.supertex.com HV9982 GATE1 CS1 REF1 FDBK1 COMP1 ...
Page 6
... Current Sense (CS1-3) The current sense input is used to sense the source current of the switching FET. Each CS input of the HV9982 includes a built in 100ns (minimum) blanking time to prevent spurious turn off due to the initial current spike when the FET turns on ...
Page 7
... GND and not left unconnected. Table 1: S1 and S2 control logic When S1 is high and the HV9982 is operating in the analog control of PWM dimming mode, the PWM dimming frequen set by a capacitor connected at the RAMP pin. The ● 1235 Bordeaux Drive, Sunnyvale, CA 94089 7 S2 ...
Page 8
... Fault Conditions The HV9982 is a robust controller which can protect the LEDs and the LED driver in case of fault conditions. The HV9982 includes both open LED protection and output short circuit protection ...
Page 9
... FET is turned on. If this spike is detected by the short circuit comparator, it will cause the IC to falsely detect an over current condition and shut down. In the HV9982, to prevent these false triggerings, there is a built in 500ns blanking network for the short circuit com- parator. This blanking network is activated when the PWMD input goes high ...
Page 10
... Layout Guidelines Input Return Terminal Star Connection of GND Reference Supertex inc. GND1 GND2 VDD1 HV9982 REF1 VDD GND REF2 GND Tab Connection ● 1235 Bordeaux Drive, Sunnyvale, CA 94089 10 VDD Connection VDD2 GND3 VDD3 REF3 REF Connection ● Tel: 408-222-8888 ● www.supertex.com HV9982 ...
Page 11
... Provides the over voltage protection for the channel 1. When the voltage at this pin exceeds 5.0V, the 7 OVP1 HV9982 is turned off and the fault timer starts. Upon completion of the fault timer the IC attempts to restart. 8 VIN Input of the internal 40V linear regulator. ...
Page 12
... Description connect. Clock input for the HV9982. The input to the CLK pin should be a TTL compatible square wave signal. 23 CLK The three channels will switch at 1/12 Provides the over voltage protection for the channel 3. When the voltage at this pin exceeds 5.0V, the ...
Page 13
... No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the ©2010 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited. Doc.# DSFP-HV9982 B101910 θ ...