MFRC52202HN1,151 NXP Semiconductors, MFRC52202HN1,151 Datasheet - Page 106
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
MFRC52202HN1,151
Manufacturer Part Number
MFRC52202HN1,151
Description
IC READER 32-HVQFN
Manufacturer
NXP Semiconductors
Series
MIFARE®r
Datasheet
1.MFRC52201HN1157.pdf
(109 pages)
Specifications of MFRC52202HN1,151
Rf Type
Read / Write
Frequency
13.56MHz
Features
ISO14443-A / Mifare
Package / Case
32-VFQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
935293912151
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MFRC52202HN1,151
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
34. Figures
Fig 1. Simplified MFRC522 Block diagram . . . . . . . 5
Fig 2. MFRC522 Block diagram . . . . . . . . . . . . . . . 6
Fig 3. Pinning configuration HVQFN32 (SOT617-1).
Fig 4. MFRC522 Reader/Writer mode. . . . . . . . . . . 9
Fig 5.
Fig 6.
Fig 7. Connection to host with SPI . . . . . . . . . . . . 47
Fig 8. Connection to m-Controllers with UART.. . . 48
Fig 9. Schematic Diagram to Read Data. . . . . . . . 50
Fig 10. Schematic Diagram to Write Data. . . . . . . . 51
Fig 11. I2C interface. . . . . . . . . . . . . . . . . . . . . . . . . 52
Fig 12. Bit transfer on the I2C-bus. . . . . . . . . . . . . . 53
Fig 13. START and STOP conditions. . . . . . . . . . . . 53
Fig 14. Acknowledge on the I2C- bus. . . . . . . . . . . 54
Fig 15. Data transfer on the I2C- bus. . . . . . . . . . . . 55
Fig 16. First byte following the START procedure. . 56
Fig 17. Register Read and Write Access . . . . . . . . 57
Fig 18. I2C HS mode protocol switch . . . . . . . . . . . 58
Fig 19. I2C HS mode protocol frame. . . . . . . . . . . . 59
Fig 20. Serial data switch for TX1 and TX2. . . . . . . 63
Fig 21. Overview MFIN/MFOUT Signal Routing . . . 64
Fig 22. Ouartz Connection . . . . . . . . . . . . . . . . . . . 69
Fig 23. Oscillator Startup time. . . . . . . . . . . . . . . . . 71
Fig 24. Output TestDAC 1 on AUX1 and TestDAC 2 on
Fig 25. Output Testsignal Corr1 on AUX1 and
Fig 26. Output ADC channel I on AUX 1 and ADC
Fig 27. Output RxActive on AUX 1 and TxActive on
Fig 28. Output Rx data stream on AUX 1 and AUX 2.
Fig 29. RX Input Voltage Range . . . . . . . . . . . . . . . 88
Fig 30. Timing Diagram for SPI. . . . . . . . . . . . . . . . 90
Fig 31. Timing for F/S mode devices on the I2C-bus. .
Fig 32. Typical Application Circuit Diagram. . . . . . . 92
Fig 33. Package outline package version (HVQFN32)
Fig 34. Packing Information 1 Tray . . . . . . . . . . . . . 95
Fig 35. Packing Information 5Tray . . . . . . . . . . . . . 96
112132
Product data sheet
7
mode communication diagram. . . . . . . . . . . . 9
ISO/IEC 14443A.. . . . . . . . . . . . . . . . . . . . . 10
AUX2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
MinLevel on AUX2. . . . . . . . . . . . . . . . . . . . 80
channel Q on AUX 2. . . . . . . . . . . . . . . . . . 80
AUX 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
82
91
93
ISO/IEC 14443A/MIFARE® Reader/Writer
Data Coding and framing according to
Rev. 3.2 — 22 May 2007
Contactless Reader IC
MFRC522
© NXP B.V. 2007. All rights reserved.
continued >>
106 of 109