IPR-PCIE/4 Altera, IPR-PCIE/4 Datasheet - Page 286
IPR-PCIE/4
Manufacturer Part Number
IPR-PCIE/4
Description
IP CORE Renewal Of IP-PCIE/4
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x4 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 286 of 362
- Download datasheet (7Mb)
16–2
Create a Quartus II Project
PCI Express Compiler User Guide
1
Figure 16–2
core using the system interconnect fabric. This design example transfers data between
an on-chip memory buffer located on the Avalon-MM side and a PCI Express memory
buffer located on the root complex side. The data transfer uses the DMA component
which is programmed by the PCI Express software application running on the root
complex processor.
Figure 16–2. SOPC Builder Generated Endpoint
This design example uses Verilog HDL. You can substitute VHDL for Verilog HDL.
This design example consists of the following steps:
1.
2.
3.
4.
5.
6.
7.
8.
You must create a new Quartus II project with the New Project Wizard, which helps
you specify the working directory for the project, assign the project name, and
designate the name of the top-level design entity. To create a new project follow these
steps:
1. Choose Programs > Altera > Quartus II><version_number> (Windows Start
2. On the Quartus II File menu, click New Project Wizard.
3. Click Next in the New Project Wizard: Introduction (the introduction does not
Create a Quartus II Project
Run SOPC Builder
Parameterize the PCI Express IP core
Add the Remaining Components to the SOPC Builder System
Complete the Connections in SOPC Builder
Generate the SOPC Builder System
Simulate the SOPC Builder System
Compile the Design
menu) to run the Quartus II software. Alternatively, You can also use the
Quartus II Web Edition software.
display if you turned it off previously).
Memory
On-Chip
DMA
shows how SOPC Builder integrates components and the PCI Express IP
SOPC Builder Generated Endpoint
Avalon-MM
Express
PCI Express MegaCore Function
Bridge
PCI
Transaction,
Data Link,
Chapter 16: SOPC Builder Design Example
and PHY
Layers
December 2010 Altera Corporation
Create a Quartus II Project
PCI Express
Link
Related parts for IPR-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: